

STFI26NM60N

N-channel 600 V, 0.135 Ω typ., 20 A MDmesh™ II Power MOSFET in an I²PAKFP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	l _D
STFI26NM60N	600 V	0.165 Ω	20 A

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packaging
STFI26NM60N	26NM60N	I ² PAKFP (TO-281)	Tube

Contents STFI26NM60N

Contents

1	Electrical ratings		
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	g
	4.1	I ² PAKFP package information	9
5	Revisio	on history	11

STFI26NM60N Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	600	V	
V_{GS}	Gate-source voltage	±30	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	20	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C 12.6			
I _{DM} (1)(2)	Drain current (pulsed) 80		Α	
Ртот	Total dissipation at T _C = 25 °C	35		
dv/dt (3)	Peak diode recovery voltage slope 15		V/ns	
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T _C = 25 °C)		V	
T _{stg}	Storage temperature range			
Tj	Operating junction temperature range	-55 to 150	°C	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AS}	Single pulse avalanche current (pulse width limited by T _{jmax})	6	Α
Eas	Single pulse avalanche energy (starting T _J =25 °C, I _D =I _{AS} , V _{DD} =50 V)	610	mJ

⁽¹⁾Limited by package.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}$ I_{SD} \leq 20 A, di/dt \leq 400 A/ μ s, V_{DS(peak)} \leq V(BR)DSS, V_{DD} \leq 80% V(BR)DSS

Electrical characteristics STFI26NM60N

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	600			V
	Zaro goto voltogo droin	V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±0.1	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 10 A		0.135	0.165	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1800	ı	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$	-	115	ı	pF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0 V		6	ı	pF
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 480 V	1	310	ı	pF
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 20 \text{ A},$	-	60	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	8.5	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	30	1	nC
Rg	Gate input resistance	f=1 MHz, I _D =0 A	-	2.8	1	Ω

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 10 \text{ A},$	ı	13	ı	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	25	-	ns
t _{d(off)}	Turn-off delay time	resistive load switching times"	ı	85	1	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	ı	50	ı	ns

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}C_{oss~eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		ı		20	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		ı		80	Α
V _{SD} ⁽³⁾	Forward on voltage	I _{SD} = 20 A, V _{GS} = 0 V	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 20 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	ı	370		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	5.8		μC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	31.6		Α
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs	-	450		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	7.5		μC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	32.5		А

Notes:

⁽¹⁾Limited by package.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(3)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s,}$ duty cycle 1.5%

2.1 Electrical characteristics (curves)







Figure 3: Thermal impedance occoss: $\delta = 0.5$ 0.2 0.02 0.03 0.02 0.01 0.02 0.02 0.01 0.02 0.03 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.03 0.04 0.05

Figure 4: Output characteristics lo(A) V_{GS}=10V 87 40 9٧ 7٧ 30 6V 20 5٧ 10 4V 10 15 20 Vps(V)









STFI26NM60N Electrical characteristics

Figure 10: Normalized gate threshold voltage vs temperature AM03321v1 $V_{GS(th)}$ (norm) 1.1 $ID = 250 \mu A$ 1.0 0.9 0.8 0.7 ______ 0 25 50 75 100 T)(°C)





Test circuits STFI26NM60N

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 nF D.U.T.


2200 PF 47 KΩ 0 V_G

AM01468v1

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 I²PAKFP package information

Α В 97 D1 11 D 77 -F1 (x3) F(x3)Ε G 8291506 Re v. C

Figure 19: I²PAKFP (TO-281) package outline

Table 9: I²PAKFP (TO-281) mechanical data

Dim	,	mm	
Dim.	Min.	Тур.	Max.
A	4.40		4.60
В	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
Е	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95		5.20
Н	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.50	7.60	7.70

STFI26NM60N Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes	
15-Nov-2011	1	First release.	
04-Jun-2012	2	Document status promoted from preliminary data to production data. Updated P _{TOT} and Derating factor values in <i>Table 2: Absolute maximum ratings</i> , R _{th-case} value in <i>Table 3: Thermal data</i> Package name has been updated.	
10-Jun-2015	3 Updated Section 4: Package information. Minor text changes.		
13-Dec-2016	4	Modified Table 2: "Absolute maximum ratings", Table 5: "On/off states", Table 6: "Dynamic" and Table 8: "Source-drain diode" Modified Section 2.1: "Electrical characteristics (curves)" Minor text changes	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

