# RENESAS

# DATASHEET

#### ISL78226

6-Phase 12V/48V Bidirectional Synchronous PWM Controller

FN8887 Rev.2.00 Oct 19, 2017

The <u>ISL78226</u> is a 6-phase, bidirectional, synchronous PWM controller designed to perform power conversion between 12V and 48V buses up to 3.75kW at >95% conversion efficiency. One ISL78226 supports both Buck and Boost power conversion enabling a compact and robust design with minimum components.

ISL78226 regulates both voltage and current to control power transfer from bus to bus. The multiphase architecture uses interleaved timing to support up to six parallel power stages per ISL78226. By interleaving the power stages, the ripple frequency is multiplied, reducing input and output ripple voltage and current. Lower ripple results in fewer input/output capacitors and therefore, lower component cost and smaller circuit implementation.

The IC is designed to be interleaved in a master/slave architecture to be scaleable for higher power. Also integrated within the device is a dual-output Flyback controller that generates both a 12V supply for the power stage FET drivers as well as a 6V supply for the ISL78226 from either of the two buses. A 200mA auxiliary linear regulator is provided to supply a local microcontroller or interface devices.

A PMBus interface provides system control and diagnostics to support functional safety requirements. This digital interface offers the system controller the ability to program operating modes, voltage and current limit warning, protection thresholds, individual fault response, and rapid fault condition detection.

## **Related Literature**

- For a full list of related documents, visit our website
- ISL78226 product page

#### **Features**

- 6-phase bidirectional synchronous 12V to 48V controller
- · Master/slave architecture supports up to 4 ICs in parallel
- Voltage and current regulation
- · Phase dropping facilitated with companion FET driver
- · Average phase-to-phase current balancing
- 2% current monitor gain accuracy from 0 to full load
- Supply and clock redundancy for functional safety
- Cycle-by-cycle peak current limiting
- · Cycle-by-cycle negative current limiting
- · Digitally programmable average current limit
- · Analog/digital control of output voltage
- PMBus for status monitoring and fault response control
- Selectable phase dropping and diode emulation for light-load efficiency improvement
- Comprehensive protection with selectable hiccup or latch-off fault responses
- · Digitally programmable warning and fault thresholds
- Dual-output Flyback controller
- · 200mA adjustable output linear regulator
- 10mmx10mm 64 Ld TQFP with exposed pad thermal interface
- <u>AEC-Q100</u> Grade 1

#### Applications

- · Automotive bidirectional DC/DC converter
- Bidirectional DC/DC for smart grid



FIGURE 1A. BUCK MODE, DE MODE, PHASE-DROP ENABLED

FIGURE 1B. BOOST MODE, DE MODE, PHASE-DROP ENABLED





FIGURE 2. SIMPLIFIED TYPICAL APPLICATION SCHEMATIC

#### **Table of Contents**

Pin Configuration	5
Pin Description	5
Ordering Information	. 10
Block Diagram	.11
Typical Application Schematics	
Absolute Maximum Ratings	
_	
Thermal Information	
Recommended Operating Conditions	
Electrical Specifications	
Typical Performance Curves	.29
Operation Description	
Bidirectional Power Conversion	
Multiphase Interleaving Control Oscillator and Clock Synchronization	
Output Voltage Regulation Loop	
Peak Current Mode Control	. 52
3-State PWM Control Output	
Boot Refreshing	. 53
Current Sharing between Phases	
Tracking	
Current Sense	
Adjustable Slope Compensation	55
Light-Load Efficiency Enhancement	
Diode Emulation at Light-Load Condition	
Pulse Skipping at Deep Light-Load Condition	
Automatic Phase Dropping/Adding	
Average Current Control	
Average Constant Current Control Loop (CCL)	
Average Overcurrent Protection (AOCP)	
Power Supply to the Device	
Initialization and Startup Sequence	
Initialization and Internal Bias Circuit Startup	
LDOs	. 60
Backup LDO	
Internal 5.2V LDO	
MCULDO	
Flyback Controller	
12V/48V (BAT12/BAT48) Rail Input/Output Overvoltag	
and Undervoltage Fault	
VIN Overvoltage Protection	
Flyback Output (V12/V6) Over/Undervoltage Detection a	and
Protection	
Flyback Overcurrent Protection	
Overcurrent Protection	
Cycle-by-Cycle Overcurrent Limiting (OC1)	
Inductor Peak Current Overcurrent Protection (OC2)	
Average Overcurrent Protection (AOCP)	
Negative Overcurrent Protection (NOC)           Fault Phase Removal (Phase-Disable)	
Overriding Individual Fault Responses	
Operation Mode Setting	
Converter Direction Selection	
PWM Output Mode Selection	
Switching Mode and Fault Response Selection	

Master Controller and Slave Controller Setting 6	
Operating Phase Count Setting and Phase Shifting 6	
I <sup>2</sup> C/PMBus Communication 6	
Monitor Faults and Configure Fault Responses 6	
Set Operation/Fault Thresholds via I <sup>2</sup> C/PMBus 6	
Accessible Timing for I <sup>2</sup> C/PMBus Registers Status 6	55
Control and Status Registers 6	6
Control Registers 6	
Control Register 1 (0xB0) 6	6
Individual Fault Response Control Register 1 (0xB1) 6	57
Individual Fault Response Control Register 2 (0xB2) 7	'0
Individual Fault Response Control Register 3 (0xB3) 7	
Individual Fault Response Control Register 4 (0xB4) 7	
Individual Fault Response Control Register 6 (0xB6) 7	
Individual Fault Response Control Register 6 (0xB7) 7	
Individual Fault Response Control Register 7 (0xB8) 7	
BAT12 Overvoltage Threshold Setting Register (0xB9) . 8 BAT12 and BAT48 Undervoltage Threshold Setting	2
Register (0xBA) 8	33
BAT48 Overvoltage Threshold Setting Register (0xBB) . 8	34
Individual Phase Removal Control Register (0xBC) 8	
Serious Fault Response Control Register (0xBD) 8	
Minimum On-Time, Current Balancing Setting	-
Register (0xBE)	28
Maximum On-Duty Setting Register (0xBF)	
Boot Refresh Control Register (0xEC)	
- · · ·	
CCL/ACL Threshold Control Register (0xED)	
WRITE_PROTECT (10h)	
Status Registers	)3 )3
Fault Status Register-1 (0xD2)	
Fault Status Register-2 (0xD3)	
Fault Status Register-3 (0xD4)	
Fault Status Register-4 (0xD5)	
Fault Status Register-5 (0xD6)	
Fault Status Register-6 (0xD7)	
Fault Status Register-7 (0xD8)	
Fault Status Register-8 (0xD9)	
Fault Status Register-9 (0xD4)	
System Status Register-1 (0xDC)	
System Status Register-2 (0xDD) 10	
System Status Register-3 (0xDF) 10	
Device ID (0xAD) 10	
Chip Revision (0xAE) 10	
Application Information 11	
Operation Mode Setting 11	.0
Converter Boost or Buck Mode Selection	
PWM Output Mode Selection	
Switching Mode and Fault Response Selection 11	0.
Master Controller and Slave Controller Setting 11	0
Soft-Start Capacitor Selection	
Output Voltage Setting 11	1
Switching Frequency 11	1
Inductor Selection	1
Current Monitor Setting 11	2
IMON Resistor and Average Constant Current Loop (CCL)	
Threshold Setting	
Phase Drop/Add Control	
V <sub>IN</sub> Input Capacitor 11	.3



PVCC and VCC Filter Capacitor
MCULDO Setting
External Flyback Converter Setup
Capacitor Selection for BAT48 and BAT12114
FET Driver IC Selection
Power MOSFET Selection114
Driver Bootstrap Capacitor Selection114
Loop Compensation Design - Boost
BOOST POWERSTAGE Transfer Function
Compensation Design - Boost
Loop Compensation Design - Buck
BUCK POWERSTAGE Transfer Function
Compensation Design - Buck
Loop Compensation Design, Boost and Buck
Buck to Boost and Boost to Buck Operation118
Layout Considerations118
Layout Philosophy119
Revision History120
About Intersil
Package Outline Drawing121

## **Pin Configuration**



## **Pin Description**

PIN NAME	I/O	PIN #	DESCRIPTION	
EN	I	1	Device Enable/shut-off control pin. When EN pin is driven above 1.4V, the ISL78226 is active. The operating mode depends on the configurations of the mode setting pins, control registers, and fault register status. The fault status will be kept while the EN pin is high unless internal Power-On Reset (POR) becomes low. When the EN pin is driven below 0.7V the device clears all fault statuses and goes into shutdown mode. While in shutdown mode, the current consumption of the device will be less than 1µA.	
PVCC	PS (0)	2	put of the internal linear regulator that provides bias for internal analog and logic circuits. The PVCC operating range is to 5.4V. A ceramic capacitor of 4.7μF minimum is recommended between PVCC and PGND for noise decoupling. This acitor should be connected as close as possible to PVCC and PGND.	
V6	I	3	V6 is biased by an external ~6V source and is also one of the control loop feedback inputs for the Flyback converter.	
MCULDO	0	4	e output of MCULDO to supply the MCU or an external general purpose circuit. The output voltage of MCULDO can be justed with an external feedback resistor network which is connected between this output, MCULDO_FB, and AGND.	
MCULDO_FB	I	5	edback for the MCULDO output. The midpoint of a resistor voltage divider between MCULDO and AGND is connected to s pin and is compared with the internal reference voltage (1.2V) to regulate the MCULDO output voltage.	
PG_MCULDO	0	6	An open-drain output for MCULDO voltage power-good indication. Pull this pin up with a resistor to supply voltage of M I/F. When the output voltage is within the regulation limit and soft-start is complete, the internal pull down of this pin released and this pin will be pulled high by the external resistor. This pin will be pulled low when the output OV or UV condition is detected.	
SCK	I	7	C/SMBus communication clock input. Requires external pull up.	
SDA	I/0	8	I <sup>2</sup> C/SMBus communication data input/output. Requires external pull up.	
XSTAT_FLAG	0	9	n open-drain output to indicate any status changes at the internal status register. Pull up this pin with a resistor to VCC of apply voltage of MCU I/F. This is including both fault condition detection and warning condition detection. To recognize the atus, MCU should read the status registers via I <sup>2</sup> C/PMBUS.	

PIN NAME	I/0	PIN #	DESCRIPTION	
XHIC-LAT_F	I/0	10	XHIC-LAT_F is an open-drain output used to indicate Hiccup or Latch-Off fault and also to communicate hiccup or latch fault status between the multiple ISL78226 devices when used in parallel. This node is required to be pulled up to VCC an external resistor. If one of the devices detects Hiccup or Latch-Off fault, the pin of the fault detected device will be dr low and it will pull down the pins of all the other devices connected in parallel. All devices connected in parallel devices all PWM outputs and DRV_EN pins will be driven low. When Hiccup mode is selected, the device tries to restart from s start at 500ms intervals until the fault condition is removed. When Latch-Off mode is selected, the device requires th toggling of the EN or PWM_EN pins for restart.	
XSYS_FAIL	0	11	n open-drain output to indicate a potential serious system failure condition. Pull up this pin with a resistor to VCC or th ICU I/F supply voltage. Netects cases where the high-side transistor is shorted, low-side transistor is shorted, the BAT48 is shorted to GND, or a bnormally large current is sensed at the current-sense resistor. When this abnormal condition (continuous Overcurrent ICC2) or Negative Overcurrent (NOC) in both on and off cycles) continues for three switching cycles, the device detects the erious failure condition and pulls the XSYS_FAIL pin low. It is recommended that the system have an emergency protection ircuit to disconnect the battery from the system using a fuse or an external path switch when this signal is pulled low. IOTE: This flag indicates a potential serious system failure such as high-side or low-side transistor short. This flag does n etect all of the serious failure conditions, such as when the high-side or low-side transistor is shorted with some resistance he combination of fault detection information and an additional external failure detection system is recommended to uild robust failure detection.	
BT/BK	I	12	The converter direction selector pin. When this pin is high, the device operates in Boost mode. When this pin is low, the device operates in Buck mode.	
PWM_EN	I	13	Bidirectional PWM controller enable/disable control signal. While this pin is Low, the bidirectional PWM controller will be turned off. When this pin becomes High, the bidirectional PWM controller will start up from the initialized condition. If latch- off occurs, toggling this pin will restart the bidirectional PWM output. NOTE: This pin does not affect the Flyback converter.	
CLK_OUT	0	14	his pin provides a clock signal to synchronize with another ISL78226. The rising edge signal on the CLKOUT pin is the same ming of rising edge of PWM1 output.	
V12	1	15	/12 is used to monitor the bridge driver power supply voltage which is generated by the Flyback regulator. The Flyback regulator output voltage for the bridge driver is set to 12V internally. Also, this pin is used as the power supply for the gather drive of Flyback MOSFET.	
PGND	GND	16	Power and digital ground pin. This pin is a reference of internal digital blocks and is connected to the PWMx output buff and Flyback gate driver that generates noisy peak current. Any sensitive analog signal trace should not share common traces with this driving return path. Connect this pin directly to the ground copper plane and put several vias as close as possible to this pin. The PGND and AGND should be connected at common solid ground plane.	
GDRV_FLY	0	17	PWM output to drive the gate of primary side switching NMOS of Flyback regulator. At the startup of the system, this driver will be powered by internal backup LDO output (5V typical) and will be switched over to V12 when V12 voltage exceeds internal backup LDO output voltage.	
SS_FLY	I	18	Use this pin to set the soft-start time of Flyback regulator output. A capacitor placed from SS_FLY to GND will set up the soft-start ramp rate and in turn determine the soft-start time. For details, refer to the <u>"Flyback Controller"</u> section on <u>page 61</u> .	
SLOPE_FLY	I	19	This pin programs the slope compensation for the Flyback controller. A resistor should be connected from the SLOPE_FLY pin to GND. For details, refer to the <u>"Flyback Controller"</u> section on <u>page 61</u> .	
COMP_FLY	I/O	20	The output of the transconductance amplifier of the Flyback controller. Place the compensation network between the COMP_FLY pin and GND for compensation loop design of Flyback regulator. For details, refer to the <u>"Flyback Controller"</u> section on <u>page 61</u> .	
ISP_FLY	I	21	Connect this pin to the positive node of the current-sense resistor, which is connected to the source of the primary side switching NMOS of the Flyback regulator. For details, refer to the <u>"Flyback Controller"</u> section on <u>page 61</u> .	
ISN_FLY	I	22	Connect this pin to the GND side of the current-sense resistor, which is connected to the source of the primary side switching NMOS of the Flyback regulator. For details, refer to the <u>"Flyback Controller"</u> section on <u>page 61</u> .	
PLL_COMP	I/O	23	PLL_COMP is used as the compensation node for the PLL. A second order passive-loop filter connected between the PLL_COMP pin and GND compensates the PLL feedback loop.	
AGND	GND	24	Analog ground pin; the reference of internal analog circuits. Connect this pin to a large, quiet copper ground plane. In PCB layout planning, avoid having switching current flowing into the AGND area. The PGND and AGND should be connected at common solid ground plane.	
FSYNC	I	25	FSYNC pin is used to adjust the internal oscillator frequency or external synchronous clock input. The oscillator switching frequency is adjusted with a resistor from this pin to GND. If the external synchronous clock is applied to this pin, the internal oscillator locks to the rising edge. There is a 25ns (typical) delay from the FSYNC pin's input clock rising edge to PWM1 rising edge.	

PIN NAME	I/0	PIN #	DESCRIPTION					
PWM_TRI	I	26	This pin enables the Tri-Level of the PWM output signal. Pulling the PWM_TRI to VCC enables Tri-Level PWM output signals then the PWM output can be at the 2.5V tri-level condition. To use the Tri-Level output, the external driver needs to be applicable to this function. ISL78420 is an example. Pulling this pin to GND forces the PWM output to be two-level logic.					
PD_0	I/0	27	f the ISL78226 is used standalone then PD_0 and PD_1 should not be connected. PD_0 and PD_1 are used to control t					
PD_1	I/O	28	phase dropping between the multiple ISL78226 in parallel. If the controller is configured as Master Controller, the PD_0 and PD_1 are configured as output to indicate the number of the operation phases of the system to slave devices. The Slave Controller receives the phase dropping indicator signal from PD_0 and PD_1 pins. The relation between the phase dropping and PD_0 and PD_1 levels are described in <u>Table 1 on page 57</u> . Phases are dropped or added three switching cycles after the changes of PD_0 and PD_1 signal for both master and slave controllers. The PD_0 and PD_1 signals are also used to indicate the Boot-Refresh timing to the slave devices from the master device. When the master detects the Boot-Refreshing timing while operating in Buck mode, the PD_0 and/or PD_1 pins will be toggled to low level for one PLL-Clock period (1/12 of PWM clock cycle), which initializes the boot refresh timing of the slave devices.					
PWM1	0	29	Pulse Width Modulation (PWM) output for Phase 1. Connect this output to the PWM input of an external driver IC of Phase 1					
PWM2	0	30	Pulse Width Modulation (PWM) output for Phase 2. Connect this output to the PWM input of an external driver IC of Phase 2					
PWM3	0	31	Pulse Width Modulation (PWM) output for Phase 3. Connect this output to the PWM input of an external driver IC of Phase 3 If this pin is connected to VCC, the device operates in 2-phase mode and PWM3 to PWM6 output will be disabled.					
PWM4	0	32	Pulse Width Modulation (PWM) output for Phase 4. Connect this output to the PWM input of an external driver IC of Phase 4. If this pin is connected to VCC, the device operates in 3-phase mode and PWM4 to PWM6 output will be disabled.					
PWM5	0	33	Pulse Width Modulation (PWM) output for Phase 5. Connect this output to the PWM input of an external driver IC of Phase 5. If this pin is connected to VCC, the device operates in 4-phase mode and PWM5 and PWM6 output will be disabled.					
PWM6	0	34	Pulse Width Modulation (PWM) output for Phase 6. Connect this output to the PWM input of an external driver IC of Phas If this pin is connected to VCC, the device operates in 4-phase mode and PWM5 and PWM6 output will be disabled.					
DRV_EN	0	35	Driver Enable signal output pin. This pin will be connected to the Enable pin of the driver. When the ISL78226 is read output the PWM signal, this DRV_EN signal goes high. If the ISL78226 is disabled, the hiccup/latch-off fault condition occurs, or the MCU overrides the DRV_EN register to be low (disabled), then this output will be pulled low and disable drivers.					
ISEN1A	I	36	Current-Sense Amplifier (CSA) 1 input. With a combination of ISEN1B and gain setting resistor R <sub>SET1A</sub> and R <sub>SET1B</sub> , the current flowing at Current-Sense Resistor-1 will be converted to the sensed current signal and forwarded into the device. Connect ISEN1A at the negative side of Current-Sense Resistor-1 in Buck mode configuration. Ultimately senses the BAT12 voltage side of the current-sensing shunt through the filter, refer to Figure 4 on page 12. The resistive shunt MUST be Kelvir connected, do not allow this connection to take place anywhere else on the BAT12 plane. The sensed current information is used for peak current mode control, average current control, and overcurrent protections.					
ISEN1B	I	37	The other side of Current-Sense Amplifier (CSA) 1 input. With a combination of ISEN1A and gain setting resistors, $R_{SET1A}$ and $R_{SET1B}$ , the current flowing at Current-Sense Resistor-1 will be converted to the sensed current signal and forwarded into the device. Connect ISEN1B at the positive side of Current-Sense Resistor-1 in Buck mode configuration. Ultimately senses the inductor side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvir connected. The sensed current information is used for peak current mode control, average current control, and overcurrent protections.					
ISEN2A	I	38	Current-Sense Amplifier (CSA) 2 input. With a combination of ISEN2B and gain setting resistors, R <sub>SET2A</sub> and R <sub>SET2B</sub> , the current flowing at Current Sense Resistor-2 will be converted to the sensed current signal and forwarded into the device. Connect ISEN2A at the negative side of Current-Sense Resistor-2 in Buck mode configuration. Ultimately senses the BAT12 voltage side of the current-sensing shunt through the filter, refer to Figure 4 on page 12. The resistive shunt MUST be Kelvir connected, do not allow this connection to take place anywhere else on the BAT12 plane. The sensed current information is used for peak current mode control, average current control, and overcurrent protections.					
ISEN2B	I	39	The other side of Current-Sense Amplifier (CSA) 2 input. With a combination of ISEN2A and gain setting resistors, $R_{SET2A}$ and $R_{SET2B}$ , the current flowing at Current-Sense Resistor-2 will be converted to the sensed current signal and forwarded into the device. Connect ISEN2B at the positive side of Current-Sense Resistor-2 in Buck mode configuration. Ultimately senses the inductor side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvir connected. The sensed current information is used for peak current mode control, average current control, and overcurrent protections.					

PIN NAME	I/0	PIN #	# DESCRIPTION			
ISEN3A	1	40	Current-Sense Amplifier (CSA) 3 input. With a combination of ISEN3B and gain setting resistors, R <sub>SET3A</sub> and R <sub>SET3B</sub> , th current flowing at Current-Sense Resistor-3 will be converted to the sensed current signal and forwarded into the device Connect ISEN3A at the negative side of Current-Sense Resistor-3 in Buck mode configuration. Ultimately senses the BAT: voltage side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvin connected do not allow this connection to take place anywhere else on the BAT12 plane. The sensed current information is used for peak current mode control, average current control, and overcurrent protections. If this phase is not used, connect the ISEN3A to BAT12.			
ISEN3B	1	41	The other side of Current-Sense Amplifier (CSA) 3 input. With a combination of ISEN3A and gain setting resistors, R <sub>SET3A</sub> and R <sub>SET3B</sub> , the current flowing at Current-Sense Resistor-3 will be converted to the sensed current signal and forwarded not the device. Connect ISEN3B at the positive side of Current-Sense Resistor-3 in Buck mode configuration. Ultimately enses the inductor side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvin connected. The sensed current information is used for peak current mode control, average current control, and overcurrent protections. If this phase is not used, float or do not connect the ISEN3B pin.			
BAT12	I	42	Power supply for internal current-sense amplifier. Connect to 12V side of current sense resistor with an RC filter (10 $\Omega$ resistor and 0.1 $\mu$ F ceramic capacitor).			
ISEN4A	I	43	Current-Sense Amplifier (CSA) 4 input. With a combination of ISEN4B and gain setting resistors, R <sub>SET4A</sub> and R <sub>SET4B</sub> , the current flowing at Current-Sense Resistor-4 will be converted to the sensed current signal and forwarded into the device. Connect ISEN4A at the negative side of Current-Sense Resistor-4 in Buck mode configuration. Ultimately senses the BAT12 roltage side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvin connected to not allow this connection to take place anywhere else on the BAT12 plane. The sensed current information is used for beak current mode control, average current control, and overcurrent protections. If this phase is not used, connect the SEN4A to BAT12.			
ISEN4B	I	44	The other side of Current-Sense Amplifier (CSA) 4 input. With a combination of ISEN4A and gain setting resistors, R <sub>SET4</sub> , and R <sub>SET4B</sub> , the current flowing at Current-Sense Resistor-4 will be converted to the sensed current signal and forwarded into the device. Connect ISEN4B at the positive side of Current-Sense Resistor-4 in Buck mode configuration. Ultimately senses the inductor side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvi connected. The sensed current information is used for peak current mode control, average current control, and overcurrer protections. If this phase is not used, float or do not connect the ISEN4B pin.			
ISEN5A	I	45	Current-Sense Amplifier (CSA) 5 input. With a combination of ISEN5B and gain setting resistors, R <sub>SET5A</sub> and R <sub>SET5B</sub> , th current flowing at Current-Sense Resistor-5 will be converted to the sensed current signal and forwarded into the device Connect ISEN5A at the negative side of Current Sense Resistor-5 in Buck mode configuration. Ultimately senses the BAT: voltage side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvin connected do not allow this connection to take place anywhere else on the BAT12 plane. The sensed current information is used f peak current mode control, average current control, and overcurrent protections. If this phase is not used, connect the ISEN5A to BAT12.			
ISEN5B	I	46	The other side of Current-Sense Amplifier (CSA) 5 input. With a combination of ISEN5A and gain setting resistor R <sub>SET5A</sub> at R <sub>SET5B</sub> , the current flowing at Current-Sense Resistor-5 will be converted to the sensed current signal and forwarded in the device. Connect ISEN5B at the positive side of Current-Sense Resistor-5 in Buck mode configuration. Ultimately sense the inductor side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvin connected. The sensed current information is used for peak current mode control, average current control, and overcurrent protections. If this phase is not used, float or do not connect the ISEN5B pin.			
ISEN6A	1	47	Current-Sense Amplifier (CSA) 6 input. With a combination of ISEN6B and gain setting resistors, R <sub>SET6A</sub> and R <sub>SET6B</sub> , th current flowing at Current-Sense Resistor-6 will be converted to the sensed current signal and forwarded into the device Connect ISEN6A at the negative side of Current-Sense Resistor-6 in Buck mode configuration. Ultimately senses the BAT1 voltage side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelvin connected on tallow this connection to take place anywhere else on the BAT12 plane. The sensed current information is used for peak current mode control, average current control, and overcurrent protections. If this phase is not used, connect the ISEN6A to BAT12.			
ISEN6B	I	48	The other side of Current-Sense Amplifier (CSA) 6 input. With a combination of ISEN6A and gain setting resistors, R <sub>SET6</sub> and R <sub>SET6B</sub> , the current flowing at Current-Sense Resistor-6 will be converted to the sensed current signal and forwarde into the device. Connect ISEN6B at the positive side of Current-Sense Resistor-6 in Buck mode configuration. Ultimately senses the inductor side of the current-sensing shunt through the filter, refer to Figure 4. The resistive shunt MUST be Kelv connected. The sensed current information is used for peak current mode control, average current control, and overcurrent protections. If this phase is not used, float or do not connect the ISEN6B pin.			
ADDR	I	49	Controller address configuration pin. At the initialization phase, the device forces 30μA constant current at this pin and determines the order of the device (master, slave-1, salve-2, slave-3) by the setting of this pin. If this pin is connected to GND directly, the device operates as Master. If this pin is connected to VCC directly, the device operates as Slave-1. If a 33.2kΩ or 68.1kΩ resistor is connected between this pin and GND, the device operates as Slave-2 and Slave-3, respectively.			



PIN NAME	I/O	PIN #	DESCRIPTION	
MODE	I	50	The MODE pin determines the operation switching mode (Diode Emulation (DE) mode or Forced PWM mode) and fault response (hiccup or latch-off) at the initialization period of device startup. To select the proper operation mode, connect a resistor between this pin to GND or directly connect to VCC or GND. This pin sources 30µA current while in initialization period.	
			If the pin is connected to GND directly, the device operates in DE mode and has Hiccup fault response. If a $33.2k\Omega$ resistor is connected between this pin and GND, the device operates in PWM mode and has Hiccup fault response. If a $68.1k\Omega$ resistor is connected between this pin and GND, the device operates in DE mode and has Latch-Off fault	
			response. If this pin is directly connected to VCC, the device operates in Forced PWM mode and Latch-Off fault response. DE and Forced PWM mode cannot be changed by internal register options once selected at EN.	
SLOPE_BT	I	51	This pin programs the slope of the internal slope compensation for Boost mode operation. A resistor should be connected from the SLOPE_BT pin to GND. When BT/BK pin is high, this pin is activated. Slope resistor value setting and selection guidance is provided in the <u>"Loop Compensation Design - Boost"</u> section on <u>page 114</u> .	
SLOPE_BK	I	52	This pin programs the slope of the internal slope compensation for Buck mode operation. A resistor should be connected from the SLOPE_BK pin to GND. When BT/BK pin is low, this pin is activated. Slope resistor value setting and selection guidance is provided in the <u>"Loop Compensation Design - Buck"</u> section on <u>page 117</u> .	
FB_BT	I	53	The inverting input of the transconductance amplifier for Boost mode operation and the input for BAT48 rail monitoring. A resistor voltage divider must be placed between the FB_BT pin, the BAT48 rail, and GND to set the Boost mode output voltage and to monitor the BAT48 rail voltage. When configured as Master and BT/BK pin is high, this function will be activated. When configured as slave device, the combination of FB_BT and FB_BK determines the total slave device count for the	
			proper phase shifting. If the system is configured as 1-master/1-slave operation, connect FB_BT and FB_BK pins of slave device to GND. If the system is configured as 1-master/2-slave operation, connect FB_BT and FB_BK pins of slave devices to VCC. And if the system is configured as 1-master/3-slave operation, connect FB_BT and FB_BK pins of slave devices to GND and VCC, respectively.	
FB_BK	I	54	The inverting input of the transconductance amplifier for Buck mode operation and the input for BAT12 rail monitorin resistor voltage divider must be placed between the FB_BK pin, the BAT12 rail, and GND to set the Buck mode output voltage and to monitor the BAT12 rail voltage. When configured as master and BT/BK pin is low, this pin is activated When configured as slave device, the combination of FB_BT and FB_BK determines the total slave device count for th proper phase shifting. If the system is configured as 1-master/2-slave operation, connect FB_BT and FB_BK pins of slave device to GND. If the system is configured as 1-master/3-slave operation, connect FB_BT and FB_BK pins of slave device GND and VCC, respectively.	
COMP_BT	I/0	55	The output of the transconductance amplifier for Boost mode operation. Place the compensation network between the COMP_ pin and GND for compensation loop design. When BT/BK pin is high, this function will be activated. For setting of compensation network, refer to <u>"Loop Compensation Design - Boost" on page 114</u> .	
COMP_BK	I/0	56	The output of the transconductance amplifier for Buck mode operation. Place the compensation network between the COMP_ pin and GND for compensation loop design. When BT/BK pin is low, this pin is activated. For setting of compensation networ refer to the <u>"Loop Compensation Design - Buck" on page 117</u> .	
ISET	I/0	57	ISET is an average output current monitor pin of the phases controlled by this device. The output current from this pin is proportional to the sum of averaged sense current of each phases at ISENx plus an offset current. A resistor (R <sub>ISET</sub> ) is required at this pin to make a reference voltage for current balancing between the devices.	
ISHARE	I/O	58	ISHARE pin is used to indicate the average current sensed at all of the current-sense resistors in the system when two or more controller devices are connected in parallel. With a filter comprised of a resistor and a capacitor connected in parallel from the ISHARE pin to GND, the voltage at the ISHARE pin describes the average output current and is used for current balancing between the controller devices as described below. The ISHARE voltage will be compared with the ISET voltage in each device and will generate an error signal that adjusts the current balance between the devices. For this purpose, the resistor value on this pin should be n*R <sub>ISET</sub> , where n represents the number of devices connected in parallel. If the controller is used as stand-alone in the system, then connect ISHARE to ISET.	

PIN NAME	I/0	PIN #	DESCRIPTION	
IMON	1/0	59	IMON is used for the Average Current Limiting and Average Current Protection. In Boost mode operation, a current that proportional to the average inductor current plus an offset current while the low-side transistor is in off state will come o from this pin. In Buck mode operation, the average inductor current, which is equivalent to the average output current, w come out from this pin. An external RC filter circuit is required to filter out the pulse current. The IMON pin will be used for the Average Current Limiting and Protection, and Phase Dropping, too Constant Current Limiting: An average constant output current limiting loop is implemented by comparing the average current-sense signal and a 2.4V reference to have the output average current limited at a constant level Average Current Protection: If IMON pin voltage is higher than 2.7V, the device will move into the Hiccup mode or Latch-cu mode depending on the HIC/LATCH pin configuration. When a phase dropping operation is selected (PD_CTRL is connected to GND with an external resistor), the voltage at the pin will be used to determine phase drop timing. For example, if a 6-phase operation is selected, a 2-phase to 3-phase at occurs when the IMON pin voltage is 81% of the PD_CTRL pin voltage. Likewise, a 3-phase to 4-phase add occurs when the IMON pin voltage.	
PD_CTRL	I	60	D_CTRL pin selects whether phase drop function is enabled or not. If the Phase Drop function is enabled, this pin provides e reference level of phase dropping/adding threshold. the PD_CRTL is connected to VCC, the Phase Drop function is disabled. The device operates in the maximum phase coun efined by the connection of PWM3, 4, 5, and 6 at the initialization stage. to enable the Phase Drop feature, connect a resistor from PD_CTRL to GND. A 40µA constant current is flowing from this n and generates the reference voltage for the phase dropping/adding threshold. The phase dropping/adding threshold i etermined by comparing the PD_CTRL pin voltage and IMON pin. Phase drop thresholds can be overwritten by internal gister settings.	
SS	I	61	Use this pin to set the soft-start time. This pin is commonly used for both Buck mode and Boost mode. A capacitor placed from SS to GND will set up the soft-start ramp rate and, in turn, determine the soft-start time. For Master/Slave operation, the soft-star current will be increased by the number of controllers used in parallel. As an example, 5µA will be multiplied by the number of controllers used. If maintaining a soft-start time previously achieved by a single controller is desired, then a capacitor that is N times larger should be used.	
TRACK	I	62	TRACK is a tracking reference input for both Buck mode and Boost mode operation to provide an external reference for the device feedback loop to follow. In default, the device is defined as Digital Tracking. When the analog input is selected by register setting via I <sup>2</sup> C/PMBus the feedback reference tracks the analog voltage applied to this pin. Digital tracking is accomplished by injecting a puls width modulated rectangular waveform into the TRACK pin with respect to GND. The output voltage is a function of the du ratio of this PWM signal. Connect this pin to VCC if the tracking function is not used. The lowest voltage of SS, TRACK, or internal reference (1.6V) will be used as the reference of the Buck or Boost mode voltage error amplifier.	
VCC	PS (I)	63	This pin provides bias power for the IC analog circuit. An RC filter (10Ω resistor and 1µF capacitor) must be connected between this pin and PVCC. A minimum 1µF ceramic capacitor should be used between VCC and GND for noise decoupling purposes.	
VIN	PS	64	Power Supply input for device wakeup. At the beginning of the startup of the system, the internal backup LDO, reference, and enable control circuit will be powered from this pin. The Flyback controller will be powered by the backup LDO while starting up. After the flyback starts up, V6 will be active and the bias current will be supplied by V6.	
EPAD	-	EPAD	Bottom thermal pad. It is not connected to any electrical potential of the IC. In layout, it must be connected to a PCB large ground copper plane that does not contain noisy power flows. Put multiple vias (as many as possible) in this pad, connecting to the ground copper plane to help reduce the IC's $\theta_{JA}$ .	

## **Ordering Information**

PART NUMBER ( <u>Notes 1, 2, 3</u> )	PART MARKING	TEMP RANGE (°C)	PACKAGE (RoHS COMPLIANT)	PKG. DWG. #
ISL78226ANZ	ISL78226ANZ	-40 to +125	64 Ld 10x10 EP-TQFP	Q64.10x10H
ISL78226EVKIT1Z	ISL78226 evaluation kit			

NOTES:

1. Add "-T" suffix for 1k unit tape and reel option. Refer to TB347 for details on reel specifications.

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), see device information page for ISL78226. For more information on MSL, see techbrief TB363.



**B** 

## **Block Diagram**



FIGURE 3. BLOCK DIAGRAM - TOP

# Block Diagram (Continued)







#### **Typical Application Schematics**

FIGURE 5. 6-PHASE SYNCHRONOUS BIDIRECTIONAL CONVERTER WITH SINGLE DEVICE CONFIGURATION



#### Typical Application Schematics (Continued)

FIGURE 6. 12-PHASE SYNCHRONOUS BIDIRECTIONAL CONVERTER WITH TWO-DEVICE PARALLEL CONFIGURATION



#### Typical Application Schematics (Continued)

FIGURE 7. 4-PHASE SYNCHRONOUS BIDIRECTIONAL CONVERTER WITH SINGLE DEVICE CONFIGURATION

#### **Absolute Maximum Ratings**

Supply Voltage: VIN (Note 7)         - 0.3V to 65V           Voltage at V12, GDRV_FLY         - 0.3V to +18V           Voltage at V6         - 0.3V to +14V           Voltage at PVCC, VCC         - 0.3V to +6.5V
Voltage Differences at V <sub>ISENxA</sub> - V <sub>ISENxB</sub> ±300mV
Voltage at ISENxA, ISENxB, BAT12 ±0.3V
Voltage at BAT12
Voltage at All Other Pins 0.3V to VCC + 0.3V
ESD Rating
Human Body Model (Tested per AEC-Q100-002) 2kV
Charged Device Model (Tested per AEC-Q100-011)
Latch-Up Rating (Tested per AEC-Q100-004) 100mA

#### **Thermal Information**

Thermal Resistance (Typical)	θ <b>JA</b> (°C/W)	θ <sub>JC</sub> (°C∕W)
64 Ld 10x10 EP-TQFP Package ( <u>Notes 4,</u> 5	) 25	1.2
Maximum Junction Temperature (Plastic Packa	age)	+150°C
Maximum Storage Temperature Range		-65°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

#### **Recommended Operating Conditions**

Supply Voltage at VIN         6V to 64V           Voltage at V12         9V to 15V	
Voltage at V6 5.2V to 11V	
Voltage at GDRV_FLY 0V to 15V	
Voltage at BAT12 6V to 40V	
Output Voltage at MCULDO	
Output Current at MCULDO OmA to 200mA	
Output Current at PVCC 0mA to 50mA	
Voltage at ISENxA, ISENxB BAT12 ±0.2V	
ISN_FLY, ISP_FLY Common-Mode Voltage0V to 0.5V	
ISN_FLY to ISP_FLY Differential Voltage 0V to 0.15V	
Operational Ambient Temperature Range (Automotive)40 $^\circ\text{C}$ to +125 $^\circ\text{C}$	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

4. θ<sub>JA</sub> is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.

- 5. For  $\theta_{\text{JC}}$  the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. Unless otherwise noted, all voltages provided in this specification refer to GND.
- 7. Maximum Operation Voltage includes DC operation voltage level and transient peak noise level.

**Electrical Specifications** Refer to the Block Diagram (page 11) and Typical Application Schematics (page 13). Operating conditions unless otherwise noted:  $V_{VIN} = 48V$ ,  $V_{V6} = 6V$ ,  $V_{V12} = 12V$ ,  $V_{BAT12} = 12V$ ,  $V_{PVCC} = 5.2V$ ,  $V_{VCC} = 5.2V$ ,  $V_{EN} = 5.0V$ , and  $T_A = -40$  °C to +125 °C. Typicals are at  $T_A = +25$  °C. Boldface limits apply across the operating temperature range, -40 °C to +125 °C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
SUPPLY INPUT	1					
Input Voltage Range for VIN	V <sub>VIN</sub>		6	48	64	V
VIN UVLO Threshold (VIN_POR Lower Threshold)	V <sub>UVLO_</sub> VIN	EN = 5V, VIN rising	4.5	5	5.5	v
VIN UVLO Hysteresis	V <sub>HYS_VIN-UVLO</sub>	Falling from V <sub>UVLO_VIN</sub>		0.5		V
VIN Supply Current (Shutdown mode)	IQ_SD_VIN	EN = GND		0.1	1	μA
VIN Supply Current after V6 Startup (Normal Mode)	I <sub>Q_VIN</sub>			200	300	μA
Input Voltage Range for BAT12	VBAT12		6		40	V
BAT12 UVLO Threshold	V <sub>UVLO_BAT12</sub>	EN = 5V, V <sub>BAT12</sub> rising	3.00	3.50	4.05	V
BAT12 UVLO Hysteresis	V <sub>HYS_BAT12-UVLO</sub>	Falling from V <sub>UVLO_BAT12</sub>		260		mV
Input Leakage Current at ISENxA, ISENxB Pins (Shutdown Mode)	IQ_ISENxA/B	EN = GND, ISENxA = ISENxB = 12V	-1	0	1	μA
BACKUP LINEAR REGULATOR (BACKU	P LDO)	1			- I	
Backup LDO Output Voltage (PVCC Pin)	V <sub>BKUPLDO</sub>	$V_{VIN}$ = 6V to 64V, V6 = Floating, EN = 5V, $C_{PVCC}$ = 4.7µF from PVCC to PGND, $I_{PVCC}$ = 10mA	4.75	5.00	5.25	v
Backup LDO Dropout Voltage (PVCC Pin)	V <sub>DO_BKUPLDO</sub>	V <sub>VIN</sub> = 5.3V (after startup), V6 = Floating, C <sub>PVCC</sub> = 4.7μF from PVCC to PGND, I <sub>VCC</sub> = 10mA		0.25		v
Backup LDO Load Regulation (PVCC Pin)	dV <sub>BKUPLDO</sub> ∕ dI <sub>O_BKUPLDO</sub>	$V_{V6}$ = Floating, EN = 5V, $C_{PVCC}$ = 4.7µF from PVCC to AGND, IO <sub>PVCC</sub> = 1mA to 100mA		0.1	0.5	%

FN8887 Rev.2.00 Oct 19, 2017



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	TYP	MAX ( <u>Note 8</u> )	UNIT
Backup LDO Line Regulation (PVCC Pin)	dV <sub>BKUPLDO</sub> ∕ dV <sub>V6</sub>	$V_{VIN}$ = 5.5V to 64V, EN = 5V, $V_{V6}$ = Floating, C <sub>PVCC</sub> = 4.7µF from PVCC to AGND		0.2	0.3	%
Backup LDO Current Limit (PVCC Pin)	I <sub>OC_BKUPLDO</sub>	$V_{VIN}$ = 6V, $V_{V6}$ = Floating, $C_{PVCC}$ = 4.7µF from PVCC to AGND, $V_{PVCC}$ = 4.5V	105	180	220	mA
Backup LDO Output Short Current (PVCC Pin)	IOS_PVCC	$V_{VIN}$ = 6V, $V_{V6}$ = Floating, $C_{PVCC}$ = 4.7µF from PVCC to AGND, $V_{PVCC}$ = 0V		90		mA
INTERNAL LINEAR REGULATOR (INTER	RNAL LDO)		r r			
Internal LDO Output Voltage at PVCC Pin	V <sub>PVCC</sub>	EN = 5V, $C_{PVCC}$ = 4.7µF from AVCC to PGND, I <sub>PVCC</sub> = 100mA	4.94	5.2	5.46	۷
Internal LDO Dropout Voltage at PVCC Pin	V <sub>DO_PVCC</sub>	$V_{V6}$ = 5.5V, $C_{PVCC}$ = 4.7µF from PVCC to AGND, $I_{PVCC}$ = 100mA		0.4		۷
Internal LDO Load Regulation at PVCC Pin	dV <sub>PVCC</sub> / dI <sub>O_PVCC</sub>	EN = 5V, $C_{PVCC}$ = 4.7µF from PVCC to AGND, IO <sub>PVCC</sub> = 1mA to 100mA		0.1	0.5	%
Internal LDO Line Regulation at PVCC Pin	dV <sub>PVCC</sub> ∕ dV <sub>V6</sub>	$V_{V6}$ = 5.7V to 12V, EN = 5V, $C_{PVCC}$ = 4.7µF from PVCC to AGND, 100mA load		0.4	1.0	%
Internal LDO Current Limit at PVCC Pin	IOC_PVCC	C <sub>PVCC</sub> = 4.7µF from PVCC to AGND V <sub>PVCC</sub> = 4.2V		200		mA
MCU LINEAR REGULATOR (MCULDO)			r r			
MCULDO_FB Pin Voltage (MCULDO Output Voltage Accuracy)	V <sub>MCULDO_FB</sub>	EN = 5V, $C_{MCULDO}$ = 10µF from MCULDO to GND, I <sub>MCULDO</sub> = 200mA	1.14	1.20	1.26	۷
MCULDO Output Dropout Voltage	V <sub>DO_MCULDO</sub>	$V_{V6}$ = 5.2V, EN = 5V, setup of $V_{MCULD0}$ = 5V, C <sub>MCULD0</sub> = 10µF from MCULD0 to AGND, no load		185		mV
MCULDO Output Load Regulation	LDREG <sub>MCULDO</sub>	EN = 5V, Setup of $V_{MCULDO}$ = 5V, $C_{MCULDO}$ = 10µF from MCULDO to AGND, IO <sub>MCULDO</sub> = 1mA to 200mA		0.1	0.5	%
MCULDO Output Line Regulation	LINE_ REG <sub>MCULDO</sub>	$V_{V6}$ = 5.5V to 12V, EN = 5V, setup of $V_{MCULD0}$ = 5V, $C_{MCULD0}$ = 10µF from MCULD0 to AGND		0.1	0.5	%
MCULDO Output Current Limit	IOCL_MCULDO	EN = 5V, $C_{MCULDO}$ = 10µF, $V_{MCULDO}$ = target -1.0V		250		mA
MCULDO Power-Good Upper Limit at MCULDO_FB Pin	V <sub>PGH_MCULDO</sub>	$C_{MCULDO} = 10\mu F$ from MCULDO to AGND, $V_{PVCC} = 0V$	1.26	1.3	1.34	V
MCULDO Power-Good Hysteresis at MCULDO_FB Pin	V <sub>PGL_MCULDO</sub>	$C_{MCULDO} = 10 \mu F$ from MCULDO to AGND, V <sub>PVCC</sub> = 0V		40		mV
MCULDO Power-Good Lower Limit at MCULDO_FB Pin	V <sub>PGL_MCULDO</sub>	C <sub>MCULDO</sub> = 10µF from MCULDO to AGND, V <sub>PVCC</sub> = 0V	1.075	1.100	1.125	۷
PG_MCULDO Leakage Current	ILK_PGMCULDO	Forced output voltage at pins (XSTAT_FLAG, XHIC-LAT_F, XSYS_FAIL) = 5V			1	μA
PG_MCULDO Low Level Output Voltage	V <sub>OL_FAULTS</sub>	Output sink current at PG_MCULDO = 3mA		0.1	0.5	۷
VCC POWER-ON RESET (VCC_POR)			I			
VCC Power-On Reset Threshold (Rising)	V <sub>POR_VCC-R</sub>		4.35	4.5	4.75	۷
V <sub>CC</sub> Power-On Reset Threshold (Falling)	V <sub>POR_VCC-F</sub>		4.05	4.15	4.25	۷
V <sub>CC</sub> POR Hysteresis	V <sub>POR_VCC-HYS</sub>			0.4		v
EN			ı — I			
Enable Threshold	V <sub>TH_EN-R</sub>	Rising	1.1	1.2	1.4	v
	V <sub>TH_EN-F</sub>	Falling	0.85	0.95	1.10	v
	V <sub>TH_EN-HYS</sub>	Hysteresis		250		mV



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
CLOCK GENERATOR (FSYNC, PLL_CON	IP, CLKOUT PIN)					
FSYNC Voltage	V <sub>FSYNC</sub>	$R_{FSYNC}$ = 46.4k $\Omega$ (0.1%) from FSYNC to AGND		500		mV
PWM Switching Frequency	<sup>f</sup> сlк	$R_{FSYNC}$ = 46.4k $\Omega$ (0.1%) from FSYNC to AGND	93	100	107	kHz
Minimum Adjustable Switching Frequency	f <sub>CLK-Range</sub>	T <sub>A</sub> = +25°C		40		kHz
Maximum Adjustable Switching Frequency	f <sub>CLK-Range</sub>	T <sub>A</sub> = +25°C		750		kHz
Minimum Synchronization Frequency with External Clock at FSYNC	<sup>f</sup> sync-in	T <sub>A</sub> = +25°C		40		kHz
Maximum Synchronization Frequency with External Clock at FSYNC	<sup>f</sup> sync-in	T <sub>A</sub> = +25°C		750		kHz
Phase Lock Loop Locking Time	<sup>t</sup> PLL_DLY	From POR to initiation of soft-start. R <sub>PLLCMP</sub> = 3.24k, C <sub>PLLCMP1</sub> = 6.8nF, C <sub>PLLCMP2</sub> = 6.8nF, R <sub>FSYNC</sub> = 14.9k, f <sub>SW</sub> = 300kHz		800		μs
High Level CLKOUT Output Voltage	CLKOUTH	I <sub>CLKOUT</sub> = -500μA	V <sub>CC</sub> -0.5	V <sub>CC</sub> - 0.1		V
Low Level CLKOUT Output Voltage	CLKOUTL	I <sub>CLKOUT</sub> = 500μA		0.1	0.5	٧
Output Pulse Width				1/(12*f <sub>CLK</sub> )		s
Phase Shift from PWM-1 Rising Edge to CLKOUT Pulse Rising Edge		PWM-1 = OPEN		0		٥
SYNCHRONIZATION (FSYNC PIN)						
Input High-Level Threshold	VIH_FSYNC		3.5			v
nput Low-Level Threshold	VIL_FSYNC				1.5	v
Input Minimum Pulse Width - Low Level	twl_fsync		20			ns
Input Minimum Pulse Width - High Level	twh_fsync		20			ns
Delay from Input Pulse Rising to PWM-1 Output Rising Edge	td <sub>CK-PWM0</sub>	PWM-1 = OPEN, Master mode		25		ns
Input Impedance	ZIN_FSYNC			2		kΩ
REFERENCE VOLTAGE		1		1	I I.	
Reference Accuracy	V <sub>REF_FB</sub>	Measured at FB_BK pin in Buck mode or FB_BT pin in Boost mode	1.576	1.6	1.620	v
FB Pin Input Bias Current	I <sub>IN_FB</sub>	V <sub>FB</sub> = 1.6V, V <sub>TRACK</sub> = Open	-0.05		0.05	μA
FLYBACK CONTROLLER						
Flyback Error Amplifier Transconductance Gain	Gm <sub>EA_FLY</sub>			2		mS
COMP_FLY Output Impedance	Z <sub>O_EA_FLY</sub>			7.5		MΩ
Flyback Error Amplifier Unity Gain Bandwidth	<sup>f</sup> BW_FLY	C <sub>CMP_FLY</sub> = 100pF from COMP_FLY pin to GND		3.3		MHz
Flyback Error Amplifier Slew Rate	SL <sub>EA_FLY</sub>	C <sub>CMP</sub> _FLY = 100pF from COMP_FLY pin to GND		±3		V/µs
COMP_FLY Output Current Capability	IO_EA_FLY			±300		μA
Maximum COMP_FLY Output Voltage	V <sub>CLMP_EA_FLY</sub>		3.7	3.9	4.1	۷
Minimum COMP_FLY Output Voltage	V <sub>OMIN_EA_FLY</sub>				0.3	v
Flyback Controller Soft-Start Current	ISS_FLY	V <sub>SS_FLY</sub> = 0V	4.7	5.2	5.7	μA
Flyback Controller Soft-Start Prebias Voltage Accuracy	V <sub>SS_FLY_PRE-ACC</sub>	V <sub>SS_FLY_PRE</sub> = 0.5V, measured at SS_FLY pin	-5		5	%
Flyback Controller Soft-Start Clamp Voltage	V <sub>SS_CLMP_FLY</sub>			3.4		v



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
SLOPE_FLY Pin Bias Voltage	V <sub>SLOP_FLY</sub>	$R_{SLOP_FLY} = 20k\Omega$ from SLOPE_FLY to AGND	480	500	520	mV
Flyback Controller Slope Accuracy	_	$R_{SLOP_{FLY}} = 20 k\Omega (0.1\%)$	-25		25	%
Flyback Controller Primary Side Overcurrent Limit Threshold	V <sub>OC_IS_FLY</sub>	Voltage differences between ISN_FLY to ISP_FLY	50	75	90	mV
Low Level GDRV_FLY Output Voltage	VOL_GDRVFLY	I <sub>O_GDRVFLY</sub> = 10mA		0.1	0.5	v
High Level GDRV_FLY Output Voltage	V <sub>OH_GDRVFLY</sub>	I <sub>O GDRVFLY</sub> = -10mA	V12 - 0.5	V12 - 0.1		v
Minimum On-Time of Flyback Gate Driver	tonmin_gdrv_fly	GDRV_FLY = Open		100		ns
Maximum On Duty of Flyback Gate Driver	<sup>t</sup> offmin_gdrv_fly	GDRV_FLY = Open, percentage of the PWM clock cycle time. Control Register 0xBF[2:0] = 000		91.7		%
V6 AND V12 PINS	1					
Input Voltage Range of V6	V <sub>V6</sub>		5.5	6	11	v
Input Supply Current at V6 (Shutdown Mode)	IQ_SD_V6	$V_{V6} = 6V, EN = GND$		0.1	5	μA
Input Supply Current at V6 (Normal Mode)	IQ_V6	MCULDO = Open, flyback switching frequency = 500kHz, C <sub>GDRV_FLY</sub> = 5nF, MCULDO load = 0A, f <sub>SW</sub> = 500kHz, PWMx = Open		20	40	mA
V6 Undervoltage Fault Threshold (Rising)	V <sub>TH_V6UV-R</sub>		4.66	4.90	5.14	v
V6 Undervoltage Fault Threshold (Falling)	VTH_V6UV-F		4.50	4.80	5.04	v
V6 Undervoltage Fault Threshold Hysteresis	V <sub>TH_V6UV-HYS</sub>			150		mV
V6 Overvoltage Fault Threshold (Rising)	V <sub>TH_V60V-R</sub>		11.4	12	12.6	v
V6 Overvoltage Fault Threshold (Falling)	V <sub>TH_V60V-</sub> F		11.3	11.9	12.5	v
V6 Overvoltage Fault Threshold Hysteresis	V <sub>TH_V60</sub> VHYS			150		mV
Input Voltage Range of V12	V <sub>V12</sub>		9	12	15	v
Input Supply Current at V12 (Shutdown Mode)	IQ_SD_V12	EN = GND		0.3	5	μA
Input Supply Current at V12 (Normal Mode)	IQ_V12	Flyback switching frequency = 500kHz, C <sub>GDRV_FLY</sub> = 5nF		35	50	mA
V12 Undervoltage Fault Threshold (Rising)	V <sub>TH_V12UV-R</sub>		8.65	9.10	9.55	v
V12 Undervoltage Fault Threshold (Falling)	V <sub>TH_V12UV-F</sub>		8.55	9	9.45	v
V12 Undervoltage Fault Threshold Hysteresis	VTH_V12UV-HYS			100		mV
V12 Overvoltage Fault Threshold (Rising)	V <sub>TH_V120V-R</sub>		14.82	15.60	16.38	v
V12 Overvoltage Fault Threshold (Falling)	V <sub>TH_V120V-F</sub>		14.72	15.50	16.28	v
V12 Overvoltage Fault Threshold Hysteresis	V <sub>TH_V120VHYS</sub>			100		mV



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	TYP	MAX ( <u>Note 8</u> )	UNIT
TRACK PIN - ANALOG INPUT (WHEN A	NALOG TRACK INP	UT IS SELECTED BY CONTROL REGISTER SETTING: 0X0	<b>DO[4] = 1</b> )			
TRACK Pin Analog Input Voltage Range	V <sub>TRK-A</sub>	In prebias output condition; V <sub>SS_PRE</sub> = V <sub>FB</sub>	0		1.6	v
TRACK Pin Input Bias Current	IIN_TRK-A	V <sub>TRK</sub> = 1.5V	-1	-0.5	-0.3	μA
TRACK Input Reference Voltage Accuracy	V <sub>TRK_ACC-A</sub>	V <sub>TRK</sub> = 1.5V, measured at FB_BK pin (Buck mode) or FB_BT pin (Boost mode)	-4		4	%
		V <sub>TRK</sub> = 0.85V, measured at FB_BK pin (Buck mode) or FB_BT pin (Boost mode)	-6		6	%
TRACK PIN - DIGITAL INPUT						
TRACK Pin Low Level Logic Input Voltage	V <sub>IL_TRK-D</sub>				0.8	v
TRACK Pin High Level Logic Input Voltage	V <sub>IH_TRK-D</sub>		2			v
TRACK Pin Input Leakage Current	I <sub>IN-off_</sub> TRK-D	EN = OV, V <sub>IN_TRK</sub> = 5V	-1	0	1	μA
TRACK Pin Input Pull-Up Current	IIN_TRK-D	EN = V <sub>CC</sub> , V <sub>IN_TRK</sub> = OV	0.80	1.25	1.70	μA
TRACK Pin Input Pull-Up Compliance	IIN_TRK-D	EN = V <sub>CC</sub> , Track pin = Open		2.5		v
Duty Cycle Conversion (FB Accuracy)	V <sub>TRK_ACC-D</sub>	35% Duty cycle input. Track input frequency = 200kHz, measured at FB_BK pin (Buck mode) or FB_BT pin (Boost mode)	0.869	0.887	0.904	v
		50% Duty cycle input. Track input frequency = 200kHz, measured at FB_BK pin (Buck mode) or FB_BT pin (Boost mode)	1.237	1.263	1.288	v
		60% Duty cycle input, Track input frequency = 200kHz, measured at FB_BK pin (Buck mode) or FB_BT pin (Boost mode)	1.45	1.495	1.53	v
SOFT-START			J			
Soft-Start Current	I <sub>SS</sub>	V <sub>SS</sub> = 0V	4.5	5	5.5	μA
Soft-Start Prebias Voltage Accuracy	V <sub>SS_PRE-ACC</sub>	V <sub>SS_PRE</sub> = 0.5V, measured at FB_BK pin (Buck mode) or FB_BT pin (Boost mode)	-5		5	%
Soft-Start Clamp Voltage	V <sub>SS_CLAMP</sub>		3	3.4	3.8	v
ERROR AMPLIFIER						
Transconductance Gain	Gm <sub>EA</sub>			0.3		mS
COMP Output Impedance	Z <sub>O_EA</sub>			7.5		MΩ
Unity Gain Bandwidth	f <sub>BW</sub>	C <sub>CMP =</sub> 100pF from COMP pin to GND		3.3		MHz
Slew Rate	SL <sub>EA</sub>	C <sub>CMP</sub> = 100pF from COMP pin to GND		±3		V/µs
COMP Output Current Capability	IO_EA			±300		μA
COMP Output Voltage High	V <sub>CLMP_EA</sub>		3.5	3.7		v
COMP Output Voltage Low	V <sub>OMIN_EA</sub>				0.3	v
SLOPE COMPENSATION					l	
SLOPE Pin Bias Voltage	V <sub>SLOPE</sub>	$R_{SLP_BK}$ or $R_{SLP_BT}$ = 20k $\Omega$ (0.1%)	480	500	520	mV
SLOPE Accuracy		$R_{SLP_BK}$ or $R_{SLP_BT} = 40.2$ k $\Omega$ (0.1%)	-25		25	%
CURRENT-SENSE AMPLIFIER/CURREN	IT MONITORING	·	· •		· ·	
ISENxA, ISENxB Offset Current	IOFST_ISENx	Sinking into pin, EN = 5V, $R_{SETXA} = R_{SETXB} = 998\Omega$ (0.1%), $V_{ISENXA} = V_{ISENXB} = 3.15V$ to $V_{BAT12}$		56		μA



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
ISET Output Current	I <sub>ISET</sub>	6-phase, R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%), V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = 20mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>		152		μΑ
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = 30mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>		172		μA
		6-phase, R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%), V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = 0mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>		112		μA
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxB} - V_{ISENxA} = -30mV$ , $V_{ISENxA} = V_{BAT12}$		52		μA
ISHARE Output Current	IISHARE	6-phase, R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%), V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = 20mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>		152		μA
		6-phase, R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%), V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = 30mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>		172		μA
		6-phase, R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%), V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = 0mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>		112		μA
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxB} - V_{ISENxA} = -30mV$ , $V_{ISENxA} = V_{BAT12}$		52		μA
Current Matching between ISET and ISHARE (within Same Chip)		6-phase, $R_{SETXA} = R_{SETXB} = 998\Omega$ (0.1%), V <sub>ISENXB</sub> - V <sub>ISENXA</sub> = -30mV ~ +30mV, V <sub>ISENXA</sub> = V <sub>BAT12</sub>	-3		3	μΑ
IMON Output Current (Buck Mode)	IIMON_BK	6-phase, $R_{SETXA} = R_{SETXB} = 998\Omega (0.1\%)$ , VISENXB - VISENXA = 30mV, VISENXA = VBAT12, $R_{IMON} = 10.56k\Omega$	251	258	269	μΑ
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxB} - V_{ISENxA} = 20mV$ , $V_{ISENxA} = V_{BAT12}$ , $R_{IMON} = 10.56k\Omega$ , $V_{IN} = 48V$ , BAT48 = 48V, BAT12 = 12V, $T_A = +25$ °C	224.5	228.5	232.2	μΑ
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxB} - V_{ISENxA} = 20mV$ , $V_{ISENxA} = V_{BAT12}$ , $R_{IMON} = 10.56k\Omega$	221	228.5	238	μA
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxB} - V_{ISENxA} = 0$ mV, $V_{ISENxA} = V_{BAT12}$ , $R_{IMON} = 10.56$ k $\Omega$	160	168	178	μΑ
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , V <sub>ISENxB</sub> - V <sub>ISENxA</sub> = -30mV, V <sub>ISENxA</sub> = V <sub>BAT12</sub>	70	78	88	μA
IMON Gain 20mV	IMON_Gain_20mV _BK	(IMON_BK (20mV) - IMON_BK (0mV))/20mV 6-phase, $R_{SETXA} = R_{SETXB} = 998\Omega (0.1\%)$	2.975	3.03	3.09	µA/mV
IMON Gain 30mV	IMON_Gain_30mV _BK	(IMON_BK (30mV) - IMON_BK (0mV))/30mV 6-phase, R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%)	2.975	3.03	3.09	µA∕mV

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
IMON Output Current (Boost Mode)	I <sub>IMON_BT</sub>	6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxA} - V_{ISENxB} = 30mV$ , $V_{ISENxA} = V_{BAT12}$ , $R_{IMON} = 10.56k\Omega$	243.5	258	263.5	μA
		$\begin{array}{l} 6 \text{-phase, } R_{\text{SETXA}} = R_{\text{SETXB}} = 998\Omega \ (0.1\%), \\ V_{\text{ISENXA}} - V_{\text{ISENXB}} = 20\text{mV}, \ V_{\text{ISENXA}} = V_{\text{BAT12}}, \\ R_{\text{IMON}} = 10.56\text{k}\Omega, \ V_{\text{IN}} = 48\text{V}, \ \text{BAT48} = 48\text{V}, \\ \text{BAT12} = 12\text{V}, \ T_{\text{A}} = +25^{\circ}\text{C} \end{array}$	222.5	228.5	232	μA
			213.5	228.5	234	μA
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxA} - V_{ISENxB} = 0mV$ , $V_{ISENxA} = V_{BAT12}$ , $R_{IMON} = 10.56k\Omega$	153.5	168	173	μΑ
		6-phase, $R_{SETxA} = R_{SETxB} = 998\Omega (0.1\%)$ , $V_{ISENxA} - V_{ISENxB} = -30mV$ , $V_{ISENxA} = V_{BAT12}$	62.5	78	83.1	μA
IMON Gain 20mV	IMON_Gain_20mV _BT	(IMON_BT (20mV) - IMON_BT (0mV))/20mV 6-phase, R <sub>SETXA</sub> = R <sub>SETXB</sub> = 998Ω (0.1%)	2.92	3	3.09	µA∕mV
IMON Gain 30mV	IMON_Gain_30mV _BT	(IMON_BT (30mV) - IMON_BT (0mV))/30mV 6-phase, R <sub>SETXA</sub> = R <sub>SETXB</sub> = 998Ω (0.1%)	2.92	3	3.09	µA∕mV
ZERO CROSSING DETECTION					•	
Sense Current Zero Crossing Detection (ZCD) Threshold	V <sub>TH_ZCD</sub>	Voltage differences at current-sense resistor (V <sub>ISENxB</sub> - V <sub>ISENxA</sub> ), V <sub>ISENxA</sub> = V <sub>BAT12</sub> R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%)		1		mV
OVERCURRENT PROTECTION						
Cycle-by-Cycle Peak Current Limit (OC1) Threshold for individual Phases (Buck mode)	V <sub>OC1</sub>	Defined by voltage differences at current-sense resistor (V <sub>ISENxB</sub> - V <sub>ISENxA</sub> ), Buck mode, V <sub>ISENxA</sub> = V <sub>BAT12</sub> , R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%)	26	38	48.5	mV
Cycle-by-Cycle Peak Current Limit (OC1) Threshold for individual Phases (Boost mode)	V <sub>OC1</sub>	Defined by voltage differences at current-sense resistor (V <sub>ISENXA</sub> - V <sub>ISENXB</sub> ), Boost mode, V <sub>ISENXA</sub> = V <sub>BAT12</sub> , R <sub>SETXA</sub> = R <sub>SETXB</sub> = 998Ω (0.1%)	27	38	49	mV
Cycle-by-Cycle Peak Current Limit (OC1) Delay	td_OC1	PWMx = Open, Buck mode, from V <sub>OC1-BK</sub> detection at PWMx to PWMx falling		50		ns
Cycle-by-Cycle Peak Current Limit (OC1) to XSTAT_FLAG Fault Flag Delay	td_OC1-FAULT	PWMx = Open, Buck or Boost mode, from V <sub>OC1-BK</sub> or V <sub>OC1-BT</sub> detection at PWMx to XSTAT_VFLAG Falling		50		ns
Peak Current Hiccup/Latch-Off Protection (OC2) Threshold for Individual Phases (Buck mode)	V <sub>0C2</sub>	Defined by voltage differences at current-sense resistor (V <sub>ISENxB</sub> - V <sub>ISENxA</sub> ), Buck mode, V <sub>ISENxA</sub> = V <sub>BAT12</sub> , R <sub>SETxA</sub> = R <sub>SETxB</sub> = 998Ω (0.1%)	30	45	55	mV
Peak Current Hiccup/Latch-Off Protection (OC2) Threshold for Individual Phases (Boost mode)	V <sub>OC2</sub>	Defined by voltage differences at current-sense resistor (V <sub>ISENXA</sub> - V <sub>ISENXB</sub> ), Boost mode, V <sub>ISENXA</sub> = V <sub>BAT12</sub> , R <sub>SETXA</sub> = R <sub>SETXB</sub> = 998Ω (0.1%)	33	45	57	mV
OC2 Hiccup/Latch-Off Blanking Time	td_0C2	Consecutive OC2 detection switching cycles		3		Switching cycles
0C2 Hiccup Retry Delay	td_OC2-Retry	In Hiccup mode, OC2 detection to next soft-start starting		500		ms
OC2 Hiccup/Latch-Off Fault Detection to XHICLAT_F and XSTAT_FLAG Fault Flag Delay	td_OC2-FAULT	PWMx = Open, Buck, or Boost mode from V <sub>OC2-BK</sub> or V <sub>OC2-BT</sub> detection at PWMx to PWMx stopping, XHICLAT_F and XSTAT_FLAG falling		50		ns
High-Side Transistor Short Detection in Buck Mode, or Low-Side Transistor Short Detection in Boost Mode for XSYS_FAIL Falling	td_OC2_Short	Continuous OC2 condition duration after the OC2 hiccup/latch-off triggered		3		Switching cycles

FN8887 Rev.2.00 Oct 19, 2017



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
Cycle-by-Cycle Negative Peak Current Limit (NOC) Threshold for Individual Phases (Buck Mode)	V <sub>NOC</sub>	Defined by voltage differences at current-sense resistor ( $V_{ISENxB} - V_{ISENxA}$ ), Buck mode, $V_{ISENxA} = V_{BAT12}$ , RSETxA = RSETxB = 998 $\Omega$ (0.1%)	-38	-30	-24	mV
Cycle-by-Cycle Negative Peak Current Limit (NOC) Threshold for Individual Phases (Boost mode)	V <sub>NOC</sub>	Defined by Voltage differences at current-sense resistor ( $V_{ISENxA} - V_{ISENxB}$ ), Boost mode, $V_{ISENxA} = V_{BAT12}$ , RSETxA = RSETxB = 998 $\Omega$ (0.1%)	-39	-30	-25	mV
Cycle-by-Cycle Negative Peak Current Limit (NOC) Delay	td_NOC	PWMx = Open, Buck mode, from V <sub>NOC-BK</sub> detection at PWMx to PWMx rising and XSTAT_FLAG falling		50		ns
Cycle-by-Cycle Negative Peak Current Limit (NOC) Fault Flag Delay	td_NOC-FAULT	PWMx = Open, Buck mode, from V <sub>NOC-BK</sub> or V <sub>NOC-BT</sub> detection at PWMx to XSTAT_FLAG falling		50		ns
Low-Side Transistor Short Detection in Buck Mode or High-Side Transistor Short Detection in Boost Mode for XSYS_FAIL Falling	td_ONC	Continuous negative overcurrent limit exceeding duration		3		Switching cycles
AVERAGE OVERCURRENT PROTECTION	AND CONSTANT	CURRENT LIMITING LOOP				
Average Constant Current Limit (ACL) Reference Voltage	V <sub>ACL_REF</sub>	IMON pin voltage while average constant current limiting is working 0xED[2,0] = 0,0,0	2.33	2.4	2.47	V
		0xED[2,0] = 0,0,1		2.3		v
		0xED[2,0] = 0,1,0		2.2		v
		0xED[2,0] = 0,1,1		2.1		v
		0xED[2,0] = 1,0,0		2.0		v
		0xED[2,0] = 1,0,1		1.9		v
		0xED[2,0] = 1,1,0		1.8		v
		0xED[2,0] = 1,1,1		1.7		v
Average Overcurrent Protection (AOCP) Hiccup/Latch-Off Fault	V <sub>TH_AOCP</sub>	Selected latch-off/hiccup response. 0xED[5,3] = 0,0,0	2.57	2.7	2.83	v
Threshold at IMON pin (Buck Mode)		0xED[5,3] = 0,0,1		2.6		v
		0xED[5,3] = 0,1,0		2.5		v
		0xED[5,3] = 0,1,1		2.4		v
		0xED[5,3] = 1,0,0		2.3		v
		0xED[5,3] = 1,0,1		2.2		v
		0xED[5,3] = 1,1,0		2.1		v
		0xED[5,3] = 1,1,1		2.0		v
Hiccup Retry Delay when Average Overcurrent Protection Detected	td_AOCP-Retry	In Hiccup mode, AOCP detection to next soft-start starting		500		ms
MASTER/SLAVE SETTING						
ADDR Output Current (Initialization Period Only)	I <sub>O_ADDR</sub>	Initialization period only, ADDR pin voltage = 0V	26	30	34	μA
Recommended Resistor Value for Master Mode at ADDR Pin to GND	R <sub>ADDR_MSTR</sub>			0		Ω
Recommended Resistor Value for Slave-1 Setting at ADDR Pin to VCC	RADDR_SLV1			0		Ω
Recommended Resistor Value for Slave-2 Mode at ADDR Pin to GND	RADDR_SLV2			33.2		kΩ
Recommended Resistor Value for Slave-3 Mode at ADDR Pin to GND	R <sub>ADDR_SLV3</sub>			68.1		kΩ
DRV_EN			ı – I		- 1	1



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
Low-Level DRV_EN Output Voltage (Master Device Only)	V <sub>OL_DRVEN</sub>	I <sub>O_DRVEN</sub> = 1mA, ADDR = 0V		0.1	0.5	v
High-Level DRV_EN Output Voltage (Master Device Only)	V <sub>OH_DRVEN</sub>	I <sub>O_DRVEN</sub> = -1mA, ADDR = 0V	V <sub>CC</sub> - 0.5	V <sub>CC</sub> -0.1		v
Low-Level DRV_EN Input Voltage (Slave Device Only)	V <sub>IL_DRVEN</sub>	ADDR = VCC	0		0.8	v
High-Level DRV_EN Input Voltage (Slave Device Only)	V <sub>IH_DRVEN</sub>	ADDR = VCC	V <sub>CC</sub> - 0.8		v <sub>cc</sub>	v
PWMx CONTROL/PWMx OUTPUT			i			
Low-Level PWMx Output Voltage	V <sub>OL_PWMx</sub>	I <sub>O_PWMx</sub> = 1mA		0.2	0.5	v
High-Level PWMx Output Voltage	V <sub>OH_PWMx</sub>	I <sub>O_PWMx</sub> = -1mA	V <sub>CC</sub> - 0.5	V <sub>CC</sub> - 0.2		v
Tri-State Level PWMx Output Voltage	V <sub>OTRI_PWMx</sub>	$I_{O_PWMx} = \pm 100 \mu A$	2.3	2.5	2.7	v
PWMx Pull-Down Current (Effective in Initialization Period Only)	IO_PWMx	During Phase count detection period while in initialization, V <sub>PWMx</sub> = 1.0V		50		μA
Minimum Low-Level PWMx Output Pulse Width (Boost Mode Default Minimum ON Time)	<sup>t</sup> wL-MIN	PWMx = open		340		ns
Minimum High Level PWMx Output Pulse Width (Buck Mode Default Minimum ON Time)	<sup>t</sup> wh-min	PWMx = open		340		ns
Maximum Low-Level PWMx Output Pulse Width (Boost Mode Default Maximum ON Duty)	<sup>t</sup> on-max-bt	PWMx = open		91.7		%
Maximum High-Level PWMx Output Pulse Width (Buck Mode Default Maximum ON Duty)	<sup>t</sup> on-max-bk	PWMx = open		91.7		%
PWM_TRI Low-Level Input Voltage	V <sub>IL_PWMTRI</sub>		0		0.8	٧
PWM_TRI High-Level Input Voltage	V <sub>IH_PWMTRI</sub>		2.1		V <sub>CC</sub>	v
PHASE DROPPING/ADDING			i			
PD_CTRL Pin Pull-Up Current (Master Device Only)	IO_PDCTRL	V <sub>PDCTRL</sub> = 2V, ADDR = 0V (Master mode only)	37.85	40	41.25	μA
PD_CTRL Pin Voltage to Disable Phase Drop (Master Device Only)	V <sub>TH_PD</sub> -DISA	ADDR = OV (Master mode)	V <sub>CC</sub> - 0.5	v <sub>cc</sub>		v
IMON Pin Voltage for Phase Adding from 4-Phase to 6-Phase in 6-Phase configuration (Master Device Only)	V <sub>TH_PD6-64</sub>	V <sub>PDCTRL</sub> = 2.35V, ADDR = 0V (Master mode)	2.075	2.10	2.12	v
IMON Pin Voltage for Phase Adding from 3-Phase to 4-Phase in 6-Phase configuration (Master Device Only)	V <sub>TH_PD6-43</sub>	V <sub>PDCTRL</sub> = 2.35V, ADDR = 0V (Master mode)	1.975	2.00	2.03	v
IMON Pin Voltage for Phase Adding from 2-Phase to 3-Phase in 6-Phase configuration (Master Device Only)	V <sub>TH_PD6-32</sub>	V <sub>PDCTRL</sub> = 2.35V, ADDR = 0V (Master mode)	1.885	1.91	1.94	v
MON Pin Voltage for Phase Adding from 3-Phase to 4-Phase in 4-Phase configuration (Master Device Only)	V <sub>TH_PD4-43</sub>	V <sub>PDCTRL</sub> = 2.35V, ADDR = 0V (Master mode)	2.075	2.10	2.13	v
IMON Pin Voltage for Phase Adding from 2-Phase to 3-Phase in 4-Phase configuration (Master Device Only)	V <sub>TH_PD4-32</sub>	V <sub>PDCTRL</sub> = 2.35V, ADDR = 0V (Master mode)	1.975	2.01	2.03	v
IMON Pin Voltage for Phase Adding from 2-Phase to 3-Phase in 3-Phase configuration (Master Device Only)	V <sub>TH_PD3-32</sub>	V <sub>PDCTRL</sub> = 2.35V, ADDR = 0V (Master mode)	2.055	2.08	2.11	v



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	TYP	MAX ( <u>Note 8</u> )	UNIT
Phase Dropping Masking Time	<sup>t</sup> MASK_PD	After IMON Voltage reached to phase-drop threshold		15		Cycle
IMON Pin Voltage Hysteresis from the Phase Adding Threshold to the Phase Dropping Threshold (Master Device Only)	V <sub>TH_PAD</sub>	$R_{PDCTRL} = 60k\Omega$ from PD_CTRL pin to AGND, ADDR = 0V (Master mode), 6-phase, 4-phase and 3-phase configuration		40		mV
Phase Adding Delay Time	<sup>t</sup> d_PA	After IMON Voltage reached to phase-add threshold		1		Switching Cycle
Instant All Phase Adding Threshold against the OC1 Current Level	ISEN_PAA	Sensed peak current at any individual phases, $V_{ISENXA} = V_{BAT12}$ , $R_{SETXA} = R_{SETXB} = 998\Omega$ (0.1%),		80		%
Instance All Phase Adding Delay Time	<sup>t</sup> d_PAA	After PWMx sensed current reached at all phase adding threshold		1		Switching Cycle
High-Level PD_0 Output Voltage (Master Device Only)	V <sub>OH_PD_0</sub>	I <sub>OH_PD_0</sub> = -100μA, ADDR = 0V (Master mode)	4.5	5.1		v
Middle-Level PD_0 Output Voltage (Master Device Only)	V <sub>OM_PD_0</sub>	$I_{OM_PD_0} = \pm 100 \mu A$ , ADDR = OV (Master mode)	2.25	2.5	2.75	v
Low-Level PD_0 Output Voltage (Master Device Only)	V <sub>OL_PD_0</sub>	I <sub>OL_PD_0</sub> = 100μA, ADDR = 0V (Master mode)		0.1	0.5	v
High-Level PD_1 Output Voltage (Master Device Only)	V <sub>OH_PD_1</sub>	I <sub>OH_PD_1</sub> = -100µA, ADDR = 0V (Master mode)	4.5	5.1		v
Low-Level PD_1 Output Voltage (Master Device Only)	V <sub>OL_PD_1</sub>	I <sub>OL_PD_1</sub> = 100μA, ADDR = 0V (Master mode)		0.1	0.5	v
High-Level PD_0 Input Voltage (Slave Device Only)	V <sub>IH_PD_0</sub>	ADDR = V <sub>CC</sub> (Slave mode)	4.0		V <sub>CC</sub>	v
Middle-Level PD_0 Input Voltage (Slave Device Only)	V <sub>IM_PD_0</sub>	ADDR = V <sub>CC</sub> (Slave mode)	2.15		2.85	v
Low-Level PD_0 Input Voltage (Slave Device Only)	V <sub>IL_PD_0</sub>	ADDR = V <sub>CC</sub> (Slave mode)	0		1	v
High-Level PD_1 Input Voltage (Slave Device Only)	VIH_PD_1	ADDR = V <sub>CC</sub> (Slave mode)	4.0		V <sub>CC</sub>	v
Low-Level PD_1 Input Voltage (Slave Device Only)	VIL_PD_1	ADDR = V <sub>CC</sub> (Slave mode)	0		1	v
BAT12 AND BAT48 OVERVOLTAGE DET	ECTION AND PRO	TECTION				
BAT12 Overvoltage Fault Detection Threshold at FB_BK Pin. (Rising) (Percentage to the Internal Reference	V <sub>BAT12_</sub> 0V	Default setting: Individual Fault Response Control Register Bit (0xB0[7]) = 0, Internal Fault Flag setting and XSTAT_VLAG falling	112	115	118	%
Voltage (1.6V))		Register Setting: Individual Fault Response Control Register Bit (0xB0[7]) = 1, BAT12_Overvoltage Detection Control Register (0xB9[2:0]) = 000	112	115	118	%
		0xB0[7] = 1, 0xB9[2:0] = 001		110		%
		0xB0[7] = 1, 0xB9[2:0] = 010		120		%
		0xB0[7] = 1, 0xB9[2:0] = 011		125		%
		0xB0[7] = 1, 0xB9[2:0] = 100		130		%
		0xB0[7] = 1, 0xB9[2:0] = 101		135		%
		0xB0[7] = 1, 0xB9[2:0] = 110		140		%
		0xB0[7] = 1, 0xB9[2:0] = 111		145		%

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
BAT12 Overvoltage Protection Threshold at FB_BK Pin. (Rising) (Percentage to the Internal Reference	V <sub>BAT12_OVP</sub>	Default setting: Individual Fault Response Control Register Bit (0xB0[7]) = 0, Internal fault bit setting, XSTAT_FLAG and	146	150	153	%
Voltage (1.6V))		XHIC_LAT_F falling, hiccup or latch-off response				
		Register setting: Individual Fault Response Control Register Bit (0xB0[7]) = 1, BAT12_Overvoltage Limit Control Register (0xB9[5:3]) = 000	146	150	153	%
		0xB0[7] = 1, 0xB9[5:3] = 001		140		%
		0xB0[7] = 1, 0xB9[5:3] = 010		130		%
		0xB0[7] = 1, 0xB9[5:3] = 011		160		%
		0xB0[7] = 1, 0xB9[5:3] = 100		170		%
		0xB0[7] = 1, 0xB9[5:3] = 101		180		%
		0xB0[7] = 1, 0xB9[5:3] = 110		190		%
		0xB0[7] = 1, 0xB9[5:3] = 111		200		%
BAT48 Overvoltage Fault Detection Threshold at FB_BT Pin. (Rising) (Percentage to the Internal Reference	V <sub>BAT48_</sub> OV	Default setting: Individual Fault Response Control Register Bit (0xB0[7]) = 0, Internal fault flag setting and XSTAT_VLAG falling	105	108	111	%
Voltage (1.6V))		Register Setting: Individual Fault Response Control Register Bit (0xB0[7]) = 1, BAT48_Overvoltage Detection Control Register (0xBB[2:0]) = 000	105	108	111	%
		0xB0[7] = 1, 0xBB[2:0] = 001		110		%
		0xB0[7] = 1, 0xBB[2:0] = 010		113		%
		0xB0[7] = 1, 0xBB[2:0] = 011		117		%
		0xB0[7] = 1, 0xBB[2:0] = 100		121		%
		0xB0[7] = 1, 0xBB[2:0] = 101		125		%
		0xB0[7] = 1, 0xBB[2:0] = 110		106		%
		0xB0[7] = 1, 0xBB[2:0] = 111		104		%
BAT48 Overvoltage Protection Ihreshold at FB_BT Pin. (Rising) Percentage to the Internal Reference Voltage (1.6V))	V <sub>BAT48_</sub> ovp	Default setting: Individual Fault Response Control Register Bit (0xB0[7]) = 0, Internal Fault bit setting, XSTAT_VLAG and XHIC_LAT_F falling, hiccup or latch-off response	122	125	128	%
		Register Setting: Individual Fault Response Control Register Bit (0xB0[7]) = 1, BAT48_Overvoltage Limit Control Register (0xBB[5:3]) = 000	122	125	128	%
		0xB0[7] = 1, 0xBB[5:3] = 001		129		%
		0xB0[7] = 1, 0xBB[5:3] = 010		133		%
		0xB0[7] = 1, 0xBB[5:3] = 011		138		%
		0xB0[7] = 1, 0xBB[5:3] = 100		142		%
		0xB0[7] = 1, 0xBB[5:3] = 101		146		%
		0xB0[7] = 1, 0xBB[5:3] = 110		150		%
		0xB0[7] = 1, 0xBB[5:3] = 111		121		%
BAT12/BAT48 Overvoltage Detection and Protection Threshold Hysteresis	V <sub>FBOV_HYS</sub>			4		%
3AT12/BAT48 Overvoltage Detection and Protection Delay	tMASK_FBOV	Overvoltage detection filter		1		μs



PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
BAT12 AND BAT48 UNDERVOLTAGE D	ETECTION AND PR	OTECTION				
BAT12 Undervoltage Fault Detection Threshold at FB_BK Pin. (Falling) (Percentage to the Internal Reference Voltage (1.6V))	VBAT12_UV	Default setting: Individual Fault Response Control Register Bit (0xB0[7]) = 0, Internal fault flag setting and XSTAT_VLAG falling	82	85	88	%
		Register setting: Individual Fault Response Control Register Bit (0xB0[7]) = 1, BAT12_Undervoltage Detection Control Register (0xBA[2:0]) = 000	82	85	88	%
		0xB0[7] = 1, 0xBA[2:0] = 001		82.5		%
		0xB0[7] = 1, 0xBA[2:0] = 010		80		%
		0xB0[7] = 1, 0xBA[2:0] = 011		77.5		%
		0xB0[7] = 1, 0xBA[2:0] = 100		75		%
		0xB0[7] = 1, 0xBA[2:0] = 101		72.5		%
		0xB0[7] = 1, 0xBA[2:0] = 110		87.5		%
		0xB0[7] = 1, 0xBA[2:0] = 111		90		%
BAT12 Undervoltage Protection Threshold at FB_BK Pin. (Rising) (Percentage to the Internal Reference Voltage (1.6V))	V <sub>BAT12_UVP</sub>	Internal fault bit setting, XSTAT_VLAG and XHIC_LAT_F falling, hiccup or latch-off response	37	40	43	%
BAT48 Undervoltage Fault Detection Threshold at FB_BK Pin. (Falling) (Percentage to the Internal Reference Voltage (1.6V))	V <sub>BAT48</sub> _UV	Default setting: Individual Fault Response Control Register Bit (0x00[7]) = 0, Internal Fault Flag setting and XSTAT_VLAG falling	72	75	78	%
		Register Setting: Individual Fault Response Control Register Bit (0xB0[7]) = 1, BAT48_Undervoltage Detection Control Register (0xBA[5:3]) = 000	72	75	78	%
		0xB0[7] = 1, 0xBA[5:3] = 001		71		%
		0xB0[7] = 1, 0xBA[5:3] = 010		67		%
		0xB0[7] = 1, 0xBA[5:3] = 011		63		%
		0xB0[7] = 1, 0xBA[5:3] = 100		58		%
		0xB0[7] = 1, 0xBA[5:3] = 101		54		%
		0xB0[7] = 1, 0xBA[5:3] = 110		79		%
		0xB0[7] = 1, 0xBA[5:3] = 111		83		%
BAT48 Undervoltage Protection Threshold at FB_BK Pin. (Falling) (Percentage to the Internal Reference Voltage (1.6V))	V <sub>BAT48_UVP</sub>	Internal Fault bit setting, XSTAT_VLAG and XHIC_LAT_F falling, hiccup or latch-off response	47	50	53	%
BAT12/BAT48 Undervoltage Detection and Protection Threshold Hysteresis	V <sub>FBUV_HYS</sub>			4		%
BAT12/BAT48 Undervoltage Detection and Protection Delay	tMASK_FBUV	Undervoltage detection filter		1		μs
SWITCHING MODE (DE-MODE/FORCED	PWM MODE)/FA	ULT RESPONSE (HICCUP/LATCH-OFF) SELECT	T		П	
MODE Pin Output Current (Initialization Period Only)	IO_MODE	Initialization period only	26	30	34	μA
Recommended MODE Pin Setting Resistor Value from MODE pin to VCC Switching Mode = Forced PWM/Fault Response = Latch-Off	R <sub>MODE-0</sub>	Mode pin to VCC		0		Ω

			MIN		MAX	1
PARAMETER	SYMBOL	TEST CONDITIONS	( <u>Note 8</u> )	TYP	( <u>Note 8</u> )	UNIT
Recommended MODE Pin Setting Resistor Value from MODE pin to GND Switching Mode = DE/Fault Response = Latch-Off	R <sub>MODE-1</sub>			68.1		kΩ
Recommended MODE Pin Setting Resistor Value from MODE pin to GND Switching Mode = Forced PWM/Fault Response = Hiccup	R <sub>MODE-2</sub>			33.2		kΩ
Recommended MODE Pin Setting Resistor Value from MODE Pin to GND Switching Mode = DE/Fault Response = Hiccup	R <sub>MODE-3</sub>	Mode pin to GND		0		Ω
BT/BK PIN, PWM_EN PIN, PWM_TRI P	IN					
Input Leakage Current	IILK	Forced input voltage at pins (BT/BK, PWM_EN, PWM_TRI) = 0V to 5V	-1		1	μA
Low-Level Input Voltage	V <sub>IL</sub>				0.8	V
High-Level Input Voltage	VIH		2.0			V
FAULT/ALERT OUTPUT (XSTAT_FLAG, X	HIC-LAT_F, XSYS_	FAIL)				
Leakage Current	ILK_FAULTS	Forced output voltage at pin XSTAT_FLAG = 5V			1	μA
Pull-Down Current	IPD_FAULTS	Forced output voltage at pins (XHIC-LAT_F, XSYS_FAIL) = 5V	0.5	1.1	2.0	μA
Low-Level Output Voltage	V <sub>OL_FAULTS</sub>	Output sink current at pins (XSTAT_FLAG, XHIC-LAT_F, XSYS_FAIL) = 3mA		0.1	0.5	v
Low-Level Input Voltage	VIL_FAULTS	Input mode at XHIC-LAT_F			0.8	V
High-Level Input Voltage	VIH_FAULTS	Input mode at XHIC-LAT_F	2.0			V
<sup>2</sup> C/PMBUS INTERFACE						
Logic Low-Level Input Voltage	V <sub>IL</sub>	SDA (Input mode), SCK pin	0		0.8	V
Logic High-Level Input Voltage	V <sub>IH</sub>	SDA (Input mode), SCK pin	2.1		V <sub>cc</sub>	V
Hysteresis	V <sub>HYS</sub>	SDA (Input mode), SCK pin		0.5		V
SDA Low-Level Output Voltage	V <sub>OL</sub>	I <sub>OUT_SDA</sub> = 3mA, SDA pin (Output mode)			0.5	V
Input Current	Ц	SDA (Input mode), SCK pin	-1		1	μA
SCK Clock Frequency	fscк				400	kHz
nput Capacitance	C <sub>IN</sub>	SDA (Input mode), SCK pin		5		pF
SCK Falling Edge to SDA Valid Time	t <sub>H</sub>				1	μs
OVER-TEMPERATURE PROTECTION			I		_ I I	
Over-Temperature Threshold				160		°C
Over-Temperature Recovery Threshold				145		°C

NOTES:

8. Compliance to datasheet limits are assured by one or more methods; production test, characterization, and/or design.

9. The IC is tested in conditions with minimum power dissipation in the IC, meaning  $T_A = T_J$ .



FIGURE 8. BUCK EFFICIENCY (6-PHASE, BUCK MODE, DE MODE, PHASE DROP ENABLED, f<sub>CLK</sub> = 100kHz)











FIGURE 9. BOOST EFFICIENCY (6-PHASE, BOOST MODE, DE MODE, PHASE DROP ENABLED, f<sub>CLK</sub> = 100kHz). 10V TO 48V CURVE GOES INTO CURRENT LIMIT AT ~48A.



FIGURE 11. BAT12 OUTPUT VOLTAGE ( $48V_{IN}$ , 6-PHASE, BUCK MODE, DE MODE, PHASE DROP ENABLED,  $f_{CLK} = 100$ kHz)







DE MODE, PHASE DROP ENABLED, f<sub>CLK</sub> = 100kHz)









FIGURE 15. BAT48 OUTPUT VOLTAGE, BAT12 = 12V (6-PHASE, BOOST MODE, DE MODE, PHASE DROP ENABLED, f<sub>CLK</sub> = 100kHz)

































FIGURE 24. BAT12 OUTPUT VOLTAGE (DIGITAL TRACKING MODE, FTRK = 150kHz, BUCK MODE, DE MODE, PHASE DROP DISABLED, f<sub>CLK</sub> = 100kHz)











FIGURE 25. BAT12 OUTPUT VOLTAGE AT THREE TRACK PIN FREQUENCIES (DIGITAL TRACKING MODE, BUCK MODE, DE MODE, PHASE DROP DISABLED, f<sub>CLK</sub> = 100kHz)



FIGURE 27. BAT48 OUTPUT VOLTAGE (DIGITAL TRACKING MODE, FTRK = 200kHz, BOOST MODE, DE MODE, PHASE DROP DISABLED,  $f_{CLK}$  = 100kHz)



RENESAS







FIGURE 31. SHUTDOWN OF LDO WITH FLYBACK, FLYBACK-SHUTDOWN, VIN = 12V, IL = 1mA, EN OFF







FIGURE 35. SHUTDOWN IN BUCK/DE/NO-PD, 48V TO 12V,  $6\Omega$  LOAD ON BAT12

Page 33 of 121



5ms/DIV

FIGURE 34. SOFT-START IN BUCK/DE/NO-PD, 48V TO 12V,  $6\Omega$  LOAD ON BAT12

RENESAS



500µs/DIV

FIGURE 32. STARTUP OF LDO WITHOUT FLYBACK, LDO-STARTUP, V\_{IN}  $\rightarrow$  V12 and V6  $\rightarrow$  EN (W/O BAT12-PREBIAS): EN ON



FIGURE 36. SOFT-START IN BUCK/FPWM/NO-PD, 48V TO 12V,

6Ω LOAD ON BAT12



FIGURE 37. SHUTDOWN IN BUCK/FPWM/N0-PD, 48V TO 12V,  $6\Omega$  LOAD ON BAT12



FIGURE 39. SHUTDOWN IN BUCK/DE/PD-ENABLED, 48V TO 12V,  $6\Omega$  LOAD ON BAT12





 PWM\_EN 5V/DIV

 BAT12 5V/DIV
 SS 2V/DIV

 COMP\_BK 1V/DIV
 COMP\_BK 1V/DIV

 PWM1 5V/DIV
 PWM3 5V/DIV

 PWM6 5V/DIV
 PWM6 5V/DIV

\$5 ms/DIV\$ FIGURE 38. SOFT-START IN BUCK/DE/PD-ENABLED, 48V TO 12V,  $6\Omega$  LOAD ON BAT12



FIGURE 40. SOFT-START IN BUCK/FPWM/PD-ENABLED, 48V TO 12V,  $6\Omega$  LOAD ON BAT12





FIGURE 42. SOFT-START IN BOOST/DE/NO-PD, 12V TO 48V, 6Ω LOAD **ON BAT48** 



FIGURE 43. SHUTDOWN IN BOOST/DE/NO-PD, 12V TO 48V, 6Ω LOAD ON BAT48



FIGURE 44. SOFT-START IN BOOST/FPWM/NO-PD, 12V TO 48V, 6Ω LOAD ON BAT48



FIGURE 45. SHUTDOWN IN BOOST/FPWM/NO-PD, 12V TO 48V, 6Ω LOAD ON BAT48





**BAT48 20V/DIV** COMP\_BT 1V/DIV SS 2V/DIV PWM1 5V/DIV PWM2 5V/DIV PWM3 5V/DIV PWM6 5V/DIV 20ms/DIV

FIGURE 46. SOFT-START IN BOOST/DE/PD-ENABLED, 12V TO 48V, 6Ω LOAD ON BAT48



PWM\_EN 5V/DIV





IMON 50mV/DIV

PWM3 5V/DIV

PWM4 5V/DIV

PWM6 5V/DIV



FIGURE 49. SHUTDOWN IN BOOST/FPWM/PD-ENABLED, 12V TO 48V,  $6\Omega$  LOAD ON BAT48



FIGURE 51. PHASE DROP TRANSITION IN BUCK/DE (4PH  $\rightarrow$  3PH), I\_0 = 100A  $\rightarrow$  64A







5ms/DIV

FIGURE 50. PHASE DROP TRANSITION IN BUCK/DE (6PH  $\rightarrow$  4PH),

 $\textbf{I_0} = \textbf{150A} \rightarrow \textbf{95A}$ 








FIGURE 55. PHASE ADD TRANSITION IN BUCK/DE (4PH  $\rightarrow$  6PH), I\_0 = 67A  $\rightarrow$  110A







FIGURE 59. PHASE ADD TRANSITION IN BOOST/DE (4PH  $\rightarrow$  6PH), I\_0 = 10.5A  $\rightarrow$  18.7A







FIGURE 58. PHASE ADD TRANSITION IN BOOST/ DE (3PH -> 4PH),  $\rm I_0 = 4A \rightarrow 13A$ 

RENESAS







FIGURE 62. ANALOG TRACKING TRANSIENT WAVEFORMS IN BUCK/DE/NO-PD, A-TRACK SWEEP: 0.9V TO 1.5V, I<sub>OUT</sub> = 100A



FIGURE 64. ANALOG TRACKING TRANSIENT WAVEFORMS IN BOOST/DE/NO-PD, A-TRACK SWEEP: 0.9V TO 1.5V,  $I_{OUT} = 20A$ 



FIGURE 61. PHASE ADD TRANSITION IN BOOST/ DE (2PH  $\rightarrow$  6PH), I\_0 = 1A  $\rightarrow$  18.7A



FIGURE 63. ANALOG TRACKING TRANSIENT WAVEFORMS IN BUCK/FPWM/NO-PD, A-TRACK SWEEP: 0.9V TO 1.5V,  $I_{OUT} = 100A$ 



FIGURE 65. ANALOG TRACKING TRANSIENT WAVEFORMS IN BOOST/FPWM/NO-PD, A-TRACK SWEEP: 0.9V TO 1.5V,  $\rm I_{OUT}$  = 20A





FIGURE 66. DIGITAL TRACKING TRANSIENT WAVEFORMS IN BUCK/DE/NO-PD, D-TRACK DUTY SWEEP: 40% TO 60%, FREQUENCY-DIGITAL TRACKING = 400kHz, I<sub>OUT</sub> = 100A



200ms/DIV

FIGURE 68. DIGITAL TRACKING TRANSIENT WAVEFORMS IN BOOST/DE/NO-PD, D-TRACK DUTY SWEEP: 40% TO 60%, F-DIGITAL TRACKING = 400kHz, I<sub>OUT</sub> = 20A



FIGURE 70. AVERAGE CONSTANT CURRENT CONTROL LOOP, CCL TRANSITION IN BUCK/DE/NO-PD



FIGURE 67. DIGITAL TRACKING TRANSIENT WAVEFORMS IN BUCK/FPWM/NO-PD, D-TRACK DUTY SWEEP: 40% TO 60%, F-DIGITAL TRACKING = 400kHz, I<sub>OUT</sub> = 100A



200ms/DIV

FIGURE 69. DIGITAL TRACKING TRANSIENT WAVEFORMS IN BOOST/FPWM/NO-PD, DIGITAL TRACKING DUTY SWEEP: 40% TO 60%, FREQUENCY-DIGITAL TRACKING = 400kHz, I<sub>OUT</sub> = 20A



FIGURE 71. AVERAGE CONSTANT CURRENT CONTROL LOOP, CCL TRANSITION IN BOOST/DE/NO-PD, RL1 = 2.5 $\Omega\to 2\Omega$ 





FIGURE 75. INTERNAL LDO LOAD TRANSIENT, PVCC OFFSET 4.79V, TRANSIENT LOAD 0mA TO 150mA, +25°C



FIGURE 72. V12 LINE REGULATION, TEMP = +25 °C,  $f_{SW}$  = 100kHz, V6 LOAD = 200 $\Omega$ , V12 LOAD = 200mA





4

5

Typical Performance Curves All the performance curves are taken from the Evaluation Board (ISL78226EVAL1Z) unless otherwise noted. All references to temperature are ISL78226 only. All other components are fan cooled with respect to room temperature. PD = PHASE DROP. (Continued)





FIGURE 78. MCULDO LINE REGULATION, 0.2A LOAD ON MCULDO



FIGURE 79. V12 LOAD TRANSIENT, VIN\_FLY = 12V, V6 LOAD =  $200\Omega$ , V12 CURRENT = 0 to 2A







FIGURE 80. V6 LOAD TRANSIENT, V12 = 9Ω, V6 CURRENT = 0mA TO 500mA



**TEMPERATURE VARIABLE** 







FIGURE 85. IMON vs LOAD CURRENT IN BUCK/FPWM/PD WITH TEMPERATURE VARIABLE



IGURE 87. IMON VS BAT12 LOAD CURRENT IN BUCK/FPWM/NC WITH TEMPERATURE VARIABLE







FIGURE 86. IMON vs LOAD CURRENT IN BUCK/FPWM/PD WITH BAT48 VARIABLE



FIGURE 88. IMON vs LOAD CURRENT IN BUCK/FPWM/NO-PD WITH BAT48 VARIABLE















BAT12 VARIABLE



FIGURE 92. IMON vs BAT12 CURRENT IN BOOST/DE/NO-PD WITH BAT12 VARIABLE,  $f_{CLK} = 100$ kHz



FIGURE 94. IMON vs BAT12 CURRENT IN BOOST/FPWM/PD WITH BAT12 VARIABLE











99. BAT12 OUTPUT VOLTAGE IN BUCK/FPW TEMPERATURE VARIABLE



FIGURE 96. IMON vs BAT12 CURRENT IN BOOST/FPWM/N0-PD WITH BAT12 VARIABLE



FIGURE 98. BAT12 OUTPUT VOLTAGE IN BUCK/DE/NO-PD WITH TEMPERATURE VARIABLE



FIGURE 100. BAT48 VOLTAGE IN BOOST/DE/NO-PD WITH TEMPERATURE VARIABLE, f<sub>CLK</sub> = 100kHz







+25°C, BAT48 = 48V, PD-ENABLED

RENESAS

**SET/ISHARE RATIO** 

1.005

1.000

0.995

0.990

+25°C



RENESAS







FIGURE 115. BAT12 UNDERVOLTAGE LOCKOUT vs TEMPERATURE, DEFAULT REGISTER SETTING





FIGURE 114. VIN ENABLED QUIESCENT CURRENT VS TEMPERATURE, DEFAULT REGISTER SETTING



TEMPERATURE, DEFAULT REGISTER SETTING









FIGURE 119. V<sub>CC</sub> POWER-ON RESET VOLTAGE, RISING AND FALLING



FIGURE 120. BAT48 UV AND OV WARNING DETECTION THRESHOLD, DEFAULT REGISTER SETTING



FIGURE 121. BAT12 UV AND OV WARNING DETECTION THRESHOLD, DEFAULT REGISTER SETTING











10μs/DIV





FIGURE 125. STEADY-STATE OPERATION (CURRENT) WAVEFORM IN BOOST/DE/NO-PD/HEAVY LOAD (20A)









FIGURE 126. BUCK TO BOOST



FIGURE 128. BUCK TRANSIENT RESPONSE 100A TO 200A, BAT48 INPUT ~48V



FIGURE 130. BUCK BODE PLOT, BAT48 INPUT = 48V, 12V AT 250A



FIGURE 131. BOOST BODE PLOT, BAT12 INPUT = 12V, 48V AT 55A

## **Operation Description**

The ISL78226 is an automotive grade (AEC Q100 Grade-1) 6-phase synchronous bidirectional controller. This controller enables the configuration of a multiphase bidirectional power converter system between a 12V battery and a 48V battery with external FET drivers, N-channel power MOSFETs, and a few additional passive components. Typically, a converter system with a power rating of up to 3kW can be realized with the combination of driver ICs and adequately rated power MOSFETs. The device also supports parallel connection of up to four ISL78226 devices to realize up to 12-phase operation.

The ISL78226 also offers selectable phase dropping and Diode Emulation mode for enhanced light-load efficiency.

The ISL78226 employs a constant frequency Peak Current Mode Control (PCMC) scheme, which offers the benefits of input voltage feed-forward regulation, a simpler loop compensator compared to voltage mode control, and inherent current sharing capability.

In addition to cycle-by-cycle current limiting, the ISL78226 has a dedicated average Constant Current (CC) control loop which enables accurate control of the average output current for Buck mode operation and average input current for Boost mode operation without shutdown. It enables the user to fully utilize the system's power device capability by accurately controlling constant input power.

The ISL78226 provides several system diagnostics and fault detection features including input/output overvoltage warning and protection, input/output undervoltage warning and protection, overcurrent warning and protection, and device status monitoring. The status of the device operation and faults are communicated to a host microcontroller in the system via a PMBus-compliant digital interface. Also, with this digital interface, the ISL78226 provides access to useful system control parameters through internal registers.

The ISL78226 also implements an internal LDO for stable device operation, an MCULDO for external MCU or other system power supply, and a Flyback controller to generate driver power supply and pre-regulated supply voltage for the device. These features support the minimization of effort and components in designing the required power supplies in the system.

Details of the functions are described in the following sections.

## **Bidirectional Power Conversion**

Due to the increase of electrical power demand in a vehicle and strong motivation for environmental and energy-saving requirements, a 48V battery system is considered a solution for next-generation vehicles in addition to the conventional 12V battery system. In this system, a multiphase bidirectional power converter between the batteries (a Buck converter from 48V to 12V, or a Boost converter from 12V to 48V) is required to supplement the power of each battery system. The ISL78226 enables the multiphase bidirectional power converter with one controller.

## **Multiphase Interleaving Control**

For an n-phase, interleaved, multiphase converter, the PWM switching of each phase is distributed evenly with 360/n phase shift. The total combined current ripples at the input and output are reduced where smaller input and output capacitors can be used. In addition, it is beneficial to have a smaller equivalent inductor for a faster loop response. Also in some applications, especially in a high-current case, multiphase makes it possible to use a smaller inductor for each phase rather than one big inductor (single-phase), which is sometimes more costly or unavailable on the market at the high-current rating. Smaller size inductors also help to achieve low profile design.

The ISL78226 is a controller for a multiphase, interleaved converter which enables selection of 6-, 4-, 3-, and 2-phase operations. In 6-, 4-, 3-, and 2-phase operations, each phase is operating with 60°, 90°, 120°, and 180° phase shift, respectively. This means that each PWM pulse is triggered 1/6, 1/4, 1/3, and 1/2, respectively, of a cycle after the start of the PWM pulse of the previous phase. Figure 132 illustrates the interleaving effect on input ripple current in 6-phase operation in Buck mode. The AC component of the 6-phase currents  $(I_{1,1}, I_{1,2})$ IL3, IL4, IL5, IL6) are interleaving each other and the combined AC current ripple (ILtotal) at input are reduced. Equivalently, the frequency of the AC inductor ripple at input is six times that of the switching frequency per phase. Figure 133 is an oscillogram of individual inductor currents and total inductor current when the ISL78226 is being run with phases 2, 4, and 6 disabled. The top trace is total inductor current.



FIGURE 132. TOTAL AND PER PHASE INDUCTOR RIPPLE CURRENT



FIGURE 133. TOTAL AND PER PHASE INDUCTOR CURRENTS, PHASES 1, 3, AND 5 OPERATING



## **Oscillator and Clock Synchronization**

The switching frequency is determined by the selection of the frequency-setting resistor,  $R_{FSYNC}$ , connected from the FSYNC pin to GND. Equation 1 is provided to assist in selecting the correct resistor value.

$$R_{FSYNC} = 4.6 \times 10^9 x \left(\frac{1}{f_{SW}} - 9.2 \times 10^{-8}\right)$$
 (EQ. 1)

where  $f_{SW}$  is the switching frequency of each phase.

 $\underline{\mbox{Figure 134}}$  shows the relationship between  $\mbox{R}_{FSYNC}$  and switching frequency.





The maximum frequency at each PWM output is 750kHz. If the FSYNC pin is accidentally shorted to GND or connected to a low impedance node, the internal circuits will detect this fault condition and the ISL78226 will stop switching and reports to the corresponding status register.

The ISL78226 contains a Phase Lock Loop (PLL) circuit and has frequency synchronization capability by simply connecting the FSYNC pin to an external square pulse waveform (typically 20% to 80% duty cycle). In normal operation, the external synchronizing frequency needs to be at least 20% faster than the internal oscillator frequency setting. The ISL78226 will synchronize its switching frequency to the fundamental frequency of the input waveform. The frequency synchronization feature will synchronize the rising edge of the PWM1 clock signal with the rising edge of the external clock signal at the FSYNC pin.

The PLL is compensated with a series resistor-capacitor (R<sub>c</sub> and C<sub>c</sub>) from the PLL\_COMP pin to GND and a capacitor (C<sub>p</sub>) from PLL\_COMP to GND. Typical values are R<sub>c</sub> = 3.24k $\Omega$ , C<sub>c</sub> = 6.8nF, C<sub>p</sub> = 1nF. The typical lock time is around 0.5ms.

The CLK\_OUT pin provides a rectangular pulse waveform at the switching frequency. The amplitude is 5V with approximately 40% positive duty cycle, and the rising edge is synchronized with the leading edge of PWM1.

## **Output Voltage Regulation Loop**

The resistor divider  $R_{FB2BK}$  and  $R_{FB1BK}$  from BAT12 to FB\_BK, and the resistor divider  $R_{FB2BT}$  and  $R_{FB1BT}$  from BAT48 to FB\_BT can be selected to set the desired output voltage for Buck converting and Boost converting, respectively. The BAT12 output voltage  $V_{BAT12}$  in Buck mode and BAT48 output voltage  $V_{BAT12}$ 

in Boost mode can be calculated by Equations 2 and 3, respectively.

$$V_{BAT12} = V_{REF} \cdot \left(1 + \frac{R_{FB2BK}}{R_{FB1BK}}\right)$$
(EQ. 2)

$$V_{BAT48} = V_{REF} \cdot \left(1 + \frac{R_{FB2BT}}{R_{FB1BT}}\right)$$
(EQ. 3)

The V<sub>REF</sub> can be either the voltage of soft-start ramp V<sub>SS</sub>, converted digital tracking reference or analog tracking reference voltage V<sub>REF\_TRK</sub>, or internal system reference voltage V<sub>REF\_BG</sub>. The error amplifier (Gm) uses the lowest value among V<sub>SS</sub>, V<sub>REF\_TRK</sub>, and V<sub>REF\_BG</sub>. The V<sub>SS</sub>, V<sub>REF\_TRK</sub>, and V<sub>REF\_BG</sub> are valid for Gm during and after soft-start. In general operation, V<sub>REF\_TRK</sub> and V<sub>REF\_BG</sub> are normally HIGH before soft-start and V<sub>SS</sub> normally ramps up from a voltage lower than V<sub>REF\_TRK</sub> and V<sub>REF\_BG</sub>, so V<sub>SS</sub> controls the output voltage ramp-up during soft-start. After soft-start is complete, the output voltage will be controlled by V<sub>REF\_BG</sub> or V<sub>REF\_TRK</sub> to set to the desired voltage.

## **Peak Current Mode Control**

Figure 132 on page 51 shows the timing diagram of each phase operation for a 6-phase operation. Each phase's PWM operation is initiated by the fixed clock for each phase from the oscillator. The initiation clock for each phase is separated by 60°. In Buck mode, ISL78226 provides a high-side MOSFET turn-on timing signal to the driver based on the initiation clock timing. At the beginning of the PWM cycle, the driver turns on the high-side MOSFET and, after a preset dead time delay, the inductor current ramps up. The ISL78226's Current-Sense Amplifiers (CSA) sense each phase inductor current and generates the current-sense signal I<sub>SENx</sub>. The I<sub>SENx</sub> is added with the compensating slope and generates  $V_{RAMPx}$ . When  $V_{RAMPx}$  reaches the error amplifier (Gm) output voltage, the PWM comparator generates the high-side MOSFET turn-off timing and low-side turning on signal for the driver. Following the high-side turn-off/low-side turn-on timing signal, the driver turns off the high-side MOSFET immediately and turns on the low-side synchronous MOSFET after the preset dead time. The high-side MOSFET stays off until the next clock signal comes for the next PWM cycle. The turn-off timing of the low-side MOSFET is determined by either the PWM turn-on time at the next PWM cycle or when the inductor current becomes zero if the Diode Emulation mode is selected.

## **3-State PWM Control Output**

Diode Emulation (DE) mode can be used to turn off the synchronous Buck or Boost MOSFETs when the inductor current goes to zero. Efficiency is enhanced by not allowing negative current to flow "backwards" in the inductor during the off time. The ISL78226 can employ a 3-state PWM control output. The high level PWM output commands the high-side power MOSFET to turn on, the low level PWM output commands the low-side power MOSFET to turn on, and the middle level (2.5V typical) commands both high-side and low-side power MOSFETs to be turned off. The ISL78420 with a 3-state PWM input is a recommended driver to realize this efficient converter system.

Forced PWM is realized if 2-state PWM output is commanded, i.e., high and low level outputs only. Forced PWM is desired for the cases of continuous switching, or asynchronous operation.



The user can select the 2-state PWM output by setting the PWM\_TRI pin low. In this case, the PWM outputs indicate the on/off timing of the main switching MOSFETs.

## **Boot Refreshing**

At the startup of the system or when restarting the dropped phase, the boot capacitor of the external driver may be discharged. In Buck mode with DE mode selected, this condition may cause a high-side MOSFET turn-on issue due to insufficient gate drive voltage. To charge the Boot capacitor, the low-side MOSFET needs to turn-on. However, because the high-side MOSFET is not turned on, the low-side MOSFET cannot turn on and, therefore, the Boot capacitor cannot be charged. To prevent this issue, the ISL78226 has a boot refreshing feature for operating in Buck mode with DE mode selected.

At the startup of the device, the ISL78226 provides boot refresh pulses that force low-side MOSFET turn-on for a limited duration with limited pulse count. As the default, ISL78226 provides 8 low-side MOSFET turn-on pulses with the duration of 1/12 switching cycle. The low-side MOSFET on duration can be changed to 1/6 cycle and the pulse count can be changed to 1/6 cycle and the pulse count can be changed to 1/6 pulses by an external microcontroller via  $I^2C/PMBus$ . While the boot refreshing pulses are provided, the phase shift between the phases is kept as normal switching. Please refer to Register 0xEC, Boot Refresh Control Register, in the <u>"Boot Refresh Control Register (0xEC)" on page 90</u> for further details.

If a phase is dropped due to a light-load condition, the ISL78226 provides boot refreshing pulses periodically for the dropped phase (or phases). After the first phase drop is detected, the device starts an internal counter. When the counter reaches the defined time duration, the device provides boot refreshing pulses to the dropped phase, maintaining the proper phase shift timing. The default boot refresh pulse count is 4 pulses and the default low-side MOSFET on duration is 1/12 cycle. The boot refresh pulse count during the phase drop condition can be changed to 8 pulses and the low-side MOSFET on duration can be changed to 1/6 cycle. Please refer to Register 0xEC, Boot Refresh Control Register, in the <u>"Boot Refresh Control Register (0xEC)" on page 90</u> for further details.

At a very light-load condition, the device may move into pulse skipping operation. In this case, as with phase dropping, the ISL78226 provides the boot refreshing pulses to all the phases. The interval of boot refreshing, pulse count, and pulse width are the same as that of phase dropping.

## **Current Sharing between Phases**

The peak current mode control inherently has current sharing capability. As shown in Figure 136 on page 55, the current-sense ramp,  $V_{RAMPx}$ , of each phase is compared to the same error amplifier's output at the COMP pin by the PWM comparators to turn off the high-side MOSFET when  $V_{RAMPx}$  reaches the COMP voltage. Thus, the  $V_{RAMPx}$  peaks are controlled to be the same for each phase.  $V_{RAMPx}$  is the sum of instantaneous inductor current-sense ramp and the compensating slope. Since the compensating slopes are the same for all of the active phases, the inductor peak current of each phase is controlled to be the same.

The same mechanism applies to the case when multiple ISL78226s are configured in parallel for multiphase bidirectional

converter. Basically, the COMP pin of master ISL78226 is tied to each phase's current-sense ramp peak to be compared with the same COMP voltage, meaning the inductor peak current of all the phases are controlled to be the same.

The peak current control scheme works well for sharing current in most cases. However, if the inductance variation is large, the power converting of each phase may not be well-controlled. To provide better current balancing, the ISL78226 has the option to control the average current of each phase. The device averages the current of each phase and adds the error information between the overall averaged current and average current of each phase to the ramp signal.

## Tracking

The ISL78226 has a TRACK input feature, which enables the user to provide the reference voltage to change the output voltage.

The default input for the TRACK is digital signal (Digital Tracking), which enables control of the output voltage based on the duty ratio of an input digital pulse. This can be overridden with analog signal input (Analog Tracking) by changing the ATRAK/DTRAK control register bit (0xb0: [4]) to 1, refer to <u>"Control Register 1</u> (0xB0)" on page 66).

Figure 4 on page 12 shows the TRACK function block diagram. VREF\_TRK is fed into Gm1 as one of the reference voltages. The Gm1 takes the lowest voltage of SS, VREF\_TRK, and VREF as the actual reference. When VREF\_TRK is the lowest voltage, it is used as the actual reference voltage for Gm1 and the output voltage is adjusted with TRACK signal changes. Under the default configuration, the VREF\_TRK voltage can take 0.8V or higher voltage. The lower voltage limit is constrained by the minimum input or output undervoltage limit which is set inside the device at 50% of the input or output target voltage. If the input or output undervoltage limit function is ignored by overriding the corresponding individual fault control registers, the user can set the VREF\_TRK to lower than 0.8V. However, in this case, the input or output undervoltage limit fault response will be just flagging only and no hiccup or latch-off function will be performed, even if the output or input voltage becomes lower than 50% of their target.

Since the Gm1 takes the lowest voltage of SS, VREF, and VREF\_TRK, the maximum effective range for VREF\_TRK is determined by the SS or VREF voltage, whichever is lower. For example, after soft-start, when the SS = 3.4V (typical) and VREF = 1.6V (default), the maximum effective voltage for VREF\_TRK is 1.6V, refer to Figure 20 on page 31.

By default, the TRACK pin is configured as a digital input (digital tracking). The average duty of a digital PWM signal applied to the TRACK pin will be converted to the VREF\_TRK. Equation 4 describes the relation between VREF\_TRK voltage and duty of the input digital PWM pulse. A 2-stage RC filter is prepared inside the device to filter the digital pulses to the analog VREF\_TRK voltage.

REFTRK = 2	5 · D	

The PWM signals' amplitude at the TRACK pin does not affect the VREF\_TRK accuracy. Only the duty cycle value changes the VREF\_TRK value. The built-in low-pass filter converts the PWM



V

(EQ. 4)

signal's duty cycle value to a low noise reference. The low pass filter has a cutoff frequency of 1.75kHz and a gain of -80dB at 200kHz. This will not affect the output voltage because of the limited bandwidth of the system. A 400kHz frequency is recommended for the PWM signal at the TRACK pin. Lower frequency as minimum at 200kHz at the TRACK input is possible, but VREF\_TRK will have higher AC ripple. A bench test evaluation is needed to make sure the output voltage is not affected by this VREF\_TRK AC ripple. Refer to Figures 23 and 24 on page 32

Digital tracking is the default setting of the device, however, the user can select the analog tracking function. When setting the ATRK\_DTRK control register (0xB0:[4] = 1) through the PMBus, the internal MUX connects the TRACK pin voltage to the input of the 2-stage RC filter R1/C1/R2/C2 (see <u>"Control Register 1</u> (0xB0)" on page 66). In such a way, the TRACK pin accepts analog signal inputs, with the Gm's VREF\_TRK input equal to the voltage on the TRACK pin. It has the same low-pass filter with a cutoff frequency of 1.75kHz.

If not used, the TRACK pin should be left floating or tied to VCC with the internal VREF working as the reference.

The TRACK function is enabled before the SS pin soft-start. Therefore, the VREF\_TRK can be controlled by TRACK inputs at start-up.

The converter's control loop bandwidth limits the maximum reference's (VREF\_TRK) transition speed, sympathetically limiting the output voltage tracking rate. Generally, the tracking reference signal's frequency should be 10 times lower than the Boost loop crossover frequency. Otherwise, the Boost output voltage cannot track the tracking reference signal and the output voltage will be distorted.

#### **Current Sense**

The ISL78226 peak current control architecture senses the inductor current of each phase continuously for fast response. A sense resistor (shunt) is placed in-series with the power inductor for each phase. The ISL78226 Current-Sense Amplifiers (CSA) continuously sense the respective inductor current (as shown in Figure 135) by sensing the voltage signal across the sense resistor R<sub>SENx</sub> (where "x" indicates the specific phase number and same note applied throughout this document). The sensed current for each active phase will be used for peak current mode control loop, phase current balance, individual phase cycle-by-cycle peak current limiting (OC1), individual phase overcurrent fault protection (OC2), averaged Constant Current Limit (CCL) control, Average Overcurrent Protection (AOCP), Diode Emulation (DE), and Phase Drop/Add control. The internal circuitry shown in Figure 135 represents a single phase and is repeated for each phase.

The current-sense resistor ( $R_{SENx}$ ) should be placed at the non-switching side (BAT12 side) of the inductor, i.e., output side of inductor in Buck mode and input side of inductor in Boost mode. The ISENxA pin should be connected to the BAT12 side (output side in Buck mode and input side in Boost mode) and ISENxB pin should be connected to the inductor side of the current-sense resistor.



FIGURE 135. CURRENT-SENSING BLOCK DIAGRAM FOR INDIVIDUAL PHASE I<sub>SENX</sub>

The RC network between  $R_{SENx}$  and ISENxA/ISENxB pins as shown in <u>Figure 135</u> is the recommended configuration. The current gain setting resistor,  $R_{SETxB}$ , is  $R_{SETxB1}$  plus  $R_{SETxB2}$  in Figure 135 and that sum should be fixed at  $1 k \Omega$ .

$$R_{SETx} = R_{SETxA} = R_{SETxB} = R_{SETxB1} + R_{SETxB2}$$
(EQ. 5)

It is also recommended to have  $R_{SETxA} = R_{SETxB}$  and all four resistors as equal in value as standard values allow. Insert a capacitor,  $C_{ISENX}$ , between them as shown in Figure 135. This will form a symmetric noise filter for the small current-sense signals. The differential filtering time constant equals  $(R_{SETxA1}+R_{BIASxB1})*C_{ISENx}$ . This time constant is typically selected in the range of tens of ns depending on the actual noise levels.

To detect the bidirectional current signal, CSA has -56mV internal series offset voltage to its noninverting input, which enables changing the polarity of the input signal between Buck mode and Boost mode. Therefore, to balance the zero current point properly, the total resistor value of  $R_{SETx}$  needs to be set to  $1k\Omega$  in the application circuit. With this setting, the CSA output current,  $I_{SENx}$ , is proportional to each phase inductor current,  $I_{Lx}$ , after consideration of a 56µA offset and enables detection of both positive and negative direction current at the inductor.  $I_{SENx}$  per phase can be derived in Equation 6, where  $I_{Lx}$  is the per-phase current flowing through  $R_{SENx}$ .

$$I_{CSAXOUT} = I_{Lx} \cdot \frac{R_{SENx}}{R_{SETx}} + 56\mu A$$
 (EQ. 6)

Since  $R_{SETx}$  is fixed to  $1k\Omega$ ,  $R_{SENx}$  must be selected by considering the desired cycle-by-cycle peak current limiting level OC1.

### **Current Monitoring – IMON**

The ISL78226 continuously monitors the inductor current of each phase at the current-sense resistor, which is connected in-series to the inductor. A current which is proportional to the total inductor current of each phase comes out at the IMON pin. By connecting an RC filter network at IMON pin, the voltage at IMON pin reflects the averaged total inductor current, which will be the averaged output current for Buck mode and averaged input current for Boost mode. Equation 7 shows the relation between IMON output current and averaged total current.

$$I_{IMON} = \sum_{n=1}^{nmax} \frac{1}{2} \cdot \left( I_{Lx} \cdot \frac{R_{SEN}}{R_{SET}} + 56 \mu A \right)$$
(EQ. 7)

where;

I<sub>IMON</sub> = Output Current at IMON

n<sub>max</sub> = Maximum operating phase count,

 $I_{Lx}$  = Inductor current at phase x,

R<sub>SEN</sub> = Sense resistor value

 $R_{SET}$  = Gain setting resistor (to be fixed to 1k $\Omega$  for ISL78226)

So, the IMON voltage ( $V_{IMON}$ ), which will be proportional to the averaged total output current for Buck mode or input current for Boost mode, will be:

 $V_{\rm IMON} = R_{\rm IMON} \cdot I_{\rm IMON}$ (EQ. 8)

where  $\mathsf{R}_{\mathsf{IMON}}$  is the resistor value connected from IMON to GND.

Since the IMON voltage (V<sub>IMON</sub>) will be used for the Constant Current Control Loop (CCL), Average Current Limit (ACL) control, and Phase Drop/Add control, it is recommended to use  $0.1\mu$ F to  $1\mu$ F filter capacitors to filter out the ripple at the IMON pin.

For details about CCL, ACL, and Phase Drop/Add functions, refer to the corresponding sections.

## **Adjustable Slope Compensation**

For a converter with peak current mode control, slope compensation is needed when the duty cycle is larger than 50%. It is advised to add slope compensation when the duty cycle is approximately 30% to 40%, since a transient load step can push the duty cycle higher than the steady state level. When slope compensation is too low, the converter suffers from subharmonic oscillation, which may result in noise emissions at half the switching frequency. On the other hand, overcompensation of the slope may reduce the phase margin. Therefore, proper design of the slope compensation is needed.

The ISL78226 features adjustable slope compensation by setting the resistor value  $\mathsf{R}_{\mathsf{SLP}\_\mathsf{BT}}$  and  $\mathsf{R}_{\mathsf{SLP}\_\mathsf{BK}}$  from the SLOPE\_BT and SLOPE\_BK pin to ground, for Boost and Buck mode, respectively.

<u>Figure 1.36</u> shows the block diagram related to slope compensation. For current mode control, in theory, the compensation slope slew rate  $m_{SL}$ , needs to be larger than 50% of the inductor current down ramp slope slew rate  $m_b$ .

Equations 9 and 10 show the resistor value,  $R_{SLPBT}$  and  $R_{SLPBK}$ , at the SLOPE pin to create a compensation ramp for Boost and Buck modes.

$$R_{SLPBT} = \frac{2.14 \cdot 10^{5} \cdot L_{x} \cdot R_{SETx}}{K_{SLOPE} \cdot (VOUT_MAX - VIN_MIN) \cdot R_{SENx}}(\Omega)$$
(EQ. 9)

$$R_{SLPBK} = \frac{2.14 \cdot 10^{\circ} \cdot L_{x} \cdot R_{SETx}}{K_{SLOPE} \cdot VOUT\_MAX \cdot R_{SENx}} (\Omega)$$
(EQ. 10)

where  $K_{SLOPE}$  is the selected gain of compensation slope over inductor down slope. For example,  $K_{SLOPE} = 1$  gives the  $R_{SLOPE}$ value generating a compensation slope equal to inductor current down ramp slope. Theoretically, the  $K_{SLOPE}$  needs to be larger than 0.5, but practically more than 1.0 is used as shown in <u>Equation 9</u> for Boost mode with a maximum of  $V_{OUT}$  and a minimum of  $V_{IN}$ , and in <u>Equation 10</u> for Buck mode with a maximum of  $V_{OUT}$ .



FIGURE 136. SLOPE COMPENSATION BLOCK DIAGRAM

## **Light-Load Efficiency Enhancement**

For switching mode power supplies, the total loss is related to conduction loss and switching loss. At heavy load, the conduction loss dominates, while the switching loss dominates at light-load condition. Therefore, if a multiphase converter is running at a fixed phase number for the entire load range, the efficiency starts to drop significantly below a certain load current. The ISL78226 has selectable automatic phase dropping. Also, the cycle-by-cycle diode emulation and the pulse skipping features serve to enhance the light-load efficiency. By observing the total output current in Buck mode and input current in Boost mode on-the-fly, and dropping the active phases, the system can achieve optimized efficiency over the entire load range.

#### **DIODE EMULATION AT LIGHT-LOAD CONDITION**

MODE pin enables the selection of Diode Emulation (DE) mode or Forced PWM (FPWM or CCM) mode. When MODE pin is connected to GND directly or a  $68k\Omega$  (typical) resistor is connected from the MODE pin to GND, the DE mode will be activated. If the MODE pin is connected to VCC directly, or a  $33k\Omega$ (typical) resistor is connected from the MODE pin to GND, the Forced PWM mode will be activated.

The MODE pin consolidates the selection of switching mode (DE mode or FPWM mode) and fault response (hiccup or latch-off).

For details on MODE pin setting, refer to the <u>"Switching Mode and</u> Fault Response Selection" section on page 64.

When the Diode Emulation mode is enabled, the ISL78226 has cycle-by-cycle diode emulation operation at light load and achieves Discontinuous Conduction Mode (DCM) operation. With DE mode operation, negative inductor current is prevented and the conduction loss is reduced, therefore, high efficiency can be achieved at light load conditions.

#### PULSE SKIPPING AT DEEP LIGHT-LOAD CONDITION

If the converter enters DE mode and the load is still reducing, eventually pulse skipping will occur to increase the deep light-load efficiency. Either one enabled phase or a combination of phases will be pulse skipping at these deep light-load conditions.

#### **AUTOMATIC PHASE DROPPING/ADDING**

To enhance the light-load efficiency, the ISL78226 has an Adjustable Automatic Phase Dropping/Adding option. The phase dropping/adding decision will be done by the master device only. The slave devices will follow the phase dropping/adding decision made by the master device.

Phase dropping is available only when the tri-state driver is used. So, if PWM\_TRI is low, phase dropping related signals will be ignored and all phases will be active.

The PD\_CTRL pin controls enabling or disabling the phase dropping feature, and phase dropping/adding threshold. The phase dropping function can be enabled by connecting the appropriate resistor from PD\_CTRL to GND. By connecting PD\_CTRL pin to VCC or leaving it floating, the phase dropping function is disabled.

When the phase drop function is enabled, the ISL78226 automatically drops or adds phases by comparing the voltage at

IMON pin (VIMON) to the phase dropping/adding thresholds. These thresholds are determined by the resistor value connected from PD\_CTRL pin to GND, where  $V_{IMON}$  is proportional to the average output current in Buck mode or average input current in Boost mode.

#### Phase Dropping/Adding at Master Device

If the PD\_CTRL pin of the master device is connected to the VCC, the Adjustable Automatic Phase Dropping/Adding function is disabled and the device operates with its maximum phase count.

If a resistor ( $R_{PDCTRL}$ ) is connected between PD\_CTRL of the master device and GND, and the voltage at the PD\_CTRL pin ( $V_{PDCTRL}$ ) is lower than its disable threshold 4V, the Adjustable Automatic Phase Dropping/Adding function is enabled. When the ISL78226 controller works in this mode, it will automatically adjust the active phase number by comparing the voltage at IMON pin (VIMON), which is proportional to the total output current, to the threshold voltage defined by the PD\_CTRL voltage. PD\_CTRL pin sources a 40µA constant current to the resistor ( $R_{PDCTRL$ ), which is connected to this pin and generates the reference voltage ( $V_{PDCTRL}$ ) to determine the threshold of phase dropping and adding. The threshold to determine how many phases are in operation is dependent on two factors:

- 1. The maximum configured phase number.
- 2. The voltage on the IMON pin (V $_{IMON}$ ) and the voltage at the PD\_CRTL pin (V $_{PDCTRL}$ ).

The phase adding threshold is defined as follows:

#### $V_{PDCTRL} = 40 \mu A * R_{PDCTRL}$ :

If maximum phase count is configured as 6-phase:

- 4- to 6-phase add when V<sub>IMON</sub> increases to = 89% of V<sub>PDCTRL</sub> (typical)
- 3- to 4-phase add when V<sub>IMON</sub> increases to = 85% of V<sub>PDCTRL</sub> (typical)
- 2- to 3-phase add when V<sub>IMON</sub> increases to = 81% of V<sub>PDCTRL</sub> (typical)

If maximum phase count is configured as 4-phase:

- 3- to 4-phase add when V<sub>IMON</sub> increases to = 89% of V<sub>PDCTRL</sub> (typical)
- 2- to 3-phase add when V<sub>IMON</sub> increases to = 86% of V<sub>PDCTRL</sub> (typical)

If maximum phase count is configured as 3-phase:

 2 to 3-phase add when V<sub>IMON</sub> increases to = 89% of V<sub>PDCTRL</sub> (typical)

If PWM\_TRI is tied to VCC, the PWM output of dropped phases will be 2.5V. The external driver has to identify this tri-state signal and turn off both the low-side and high-side switches accordingly. For better transient response during phase dropping, the ISL78226 will gradually reduce the duty cycle of the dropping phase from steady state to zero, typically within 15 switching cycles. This gradual dropping scheme will help with a smooth change of the PWM signal and, in turn, will help to stabilize the system when phase dropping happens.



The ISL78226 also has an automatic phase adding feature similar to phase dropping. When adding a phase, the required adding phases will be added instantly to take care of the increased load condition. The phase adding scheme is controlled by three factors.

- 1. The maximum configured phase number.
- 2. The voltage at the IMON pin (V $_{IMON}$ ) and the PD\_CRTL pin (VPDCTRL) voltage.
- 3. Individual phase peak current.

Factors 1 and 2 are similar to the phase dropping scheme. If the  $V_{IMON}$  is higher than the phase dropping threshold plus the hysteresis voltage, the dropped phase will be added back one by one instantly.

The above mentioned phase-adding method can take care of the condition where the load current increases slowly. However, if the load is increasing quickly, the IC will use a different phase adding scheme. The ISL78226 monitors the individual channel current for all active phases. If any of the phase's sensed currents hit 85% of OC1 level, all the phases will be added back instantly.

After a fixed 1.5ms delay, the phase dropping circuit will be reactivated and the system will react by dropping the phase number to the correct value.

During phase adding, when either phase hits 85% of OC1, there will be 200µs blanking time such that per-channel Overcurrent Protection (OC2) will not be triggered during this blanking time.

#### Phase Dropping/Adding at Slave Device

If multiple ISL78226 parts are connected in parallel, the phase dropping/adding decision will be made by the master device and the slave devices will synchronize to that action of the master device.

To control the phase dropping of slave devices, PD\_0 and PD\_1 pins will be used. On the master device, PD\_0 and PD\_1 pins are configured as output and will be connected to the slave devices' pins, respectively. On the slave device, PD\_0 and PD\_1 are configured as input and follow the phase dropping/adding determined by the master device.

<u>Table 1</u> shows the relation between PD\_0, PD\_1, and dropping phases.

TABLE 1.	MASTER/SLAVE PHASE DROP COMMUNICATION	

PD_0	PD_1	ACTIVE PHASE COUNT
н	н	6 phases
M (1/2 VCC)	н	4 phases (Drop Phase 6 and 5)
L	н	3 phases (Drop Phase 6, 5, and 4)
н	L	2 phases (Drop Phase 6, 5, 4, and 3)
L	L	(Phase drop is disabled)

## **Average Current Control**

#### **AVERAGE CONSTANT CURRENT CONTROL LOOP (CCL)**

In normal PWM operation, to control the output voltage constant, the PWM pulse is terminated when the ramp voltage that is proportional to the sensed peak current reaches the error amplifier control voltage. But in some applications, such as charging a battery, a constant output current control may be desired instead of output voltage control. To support such requirements, a dedicated, average constant Current Control Loop (CCL) is implemented on ISL78226 to control the average output current in Buck mode and average input current in Boost mode to be constant.

As described in <u>"Current Monitoring – IMON" on page 55</u>, the  $V_{IMON}$  represents the average input or output current in boost or buck operation, respectively. This  $V_{IMON}$  is sent to the error amplifier Gm2 input to be compared with the internal CC reference  $V_{REF_CC}$ , which is 2.4V as default and can be programmed to different values by setting the CCL Threshold Control Register (0xED[2:0]) via  $I^2C/PMBus$ . This is shown in Figure 4 on page 12. Gm2 output is driving COMP voltage through a diode  $D_{CC}$ . Thus, the COMP voltage can be controlled by either Gm1 output or Gm2 output through  $D_{CC}$ .

When  $V_{IMON}$  is lower than the  $V_{REF_CC}$ , Gm2 output is kept high, close to VCC level, and  $D_{CC}$  is blocked and not forward-conducting. In this condition, the COMP voltage is controlled by the voltage loop error amplifier Gm1's output to have output voltage regulated.

If  $V_{IMON}$  reaches  $V_{REF\_CC}$ , Gm2 output falls,  $D_{CC}$  is forward-conducting, and Gm2 output overrides Gm1 output to drive COMP. In this way, the CC loop overrides the voltage loop, meaning  $V_{IMON}$  is controlled to be constant, achieving average constant current operation.

An RC network should be connected between the IMON pin and GND, such that the ripple current signal can be filtered out and converted to a voltage signal to represent the averaged output current. The time constant of the RC network should be on the order of 10 to 100 times slower than the voltage loop bandwidth so that the CCL circuit does not interfere with the control loop stability.

#### **AVERAGE OVERCURRENT PROTECTION (AOCP)**

The ISL78226 monitors the IMON pin voltage (which represents the averaged total output or input current in Buck mode or Boost mode, respectively) to detect if an Average Overcurrent (OC\_AOCP) fault occurs. As shown in Figure 4 on page 12, the comparator CMP\_OCAVG compares  $V_{IMON}$  to internal average overcurrent threshold voltage (2.7V as default) threshold. When  $V_{IMON}$  is higher than the threshold, OC\_AVG fault is triggered. The corresponding status register bit (0xD5;[5]) is set to 1 and the XSTAT\_FLAG pin is pulled low. Refer to <u>"Fault Status Register-4 (0xD5)" on page 98</u>.

## **Power Supply to the Device**

To start up the device, VIN needs to be supplied to the device. VIN will be used as the temporary power supply until the Flyback controller starts up and V6 and V12 are supplied to the device. If Flyback is not used, V6 and V12 need to be provided to the device externally at the same time or after VIN is provided.

PVCC and VCC will be started from VIN initially and will be supplied by V6 after V6 becomes higher than the PVCC voltage.

## **Enabling the Device (EN Pin)**

To enable the device, the EN pin needs to be driven higher than 1.2V (typical) by the external enable signal or resistor divider between VIN and GND. The EN pin has an internal 5MΩ (typical) pull-down resistor. Also, this pin has an internal 5.2V (typical) clamp circuit with a 5kΩ (typical) resistor in-series to prevent excess voltage from being applied to the internal circuits. When applying the EN signal using resistor divider from VIN, internal pull-down resistance needs to be considered. Also, the resistor divider ratio needs to be adjusted as its EN pin input voltage may not exceed 5.2V.

To disable or reset all fault status, the EN pin needs to be driven lower than 1.1V (typical). When the EN pin is driven low, the ISL78226 turns off all of the blocks to minimize the off-state quiescent current.



FIGURE 137. ENABLE BLOCK

## **Initialization and Startup Sequence**

#### INITIALIZATION AND INTERNAL BIAS CIRCUIT STARTUP

Startup Timing Diagram 1 in Figure 138 on page 59 shows the typical initialization and startup sequences of internal blocks before the main PWM controller startup with ISL78226. Prior to the converter start initialization for startup, the BAT48, BAT12, and V<sub>IN</sub> voltages need to be applied to the device (t0 to t1). The EN pin voltage then needs to be set higher than its rising threshold (1.2V typical) (t1) to startup internal regulators. Following the EN pin rise, the internal Backup LDO starts up and the PVCC/VCC voltages become higher than the rising POR threshold (t<sub>2</sub>). At this point, the controller begins initialization.

Detailed descriptions on startup procedures for the initialization period and internal power supplies are described in the following sections:

 $t_0$  -  $t_1$ : The enable comparator holds the ISL78226 in shutdown until the V<sub>EN</sub> rises above 1.2V (typical) at the time of  $t_1$ .

t<sub>1</sub>-t<sub>2</sub>: After EN is set to higher than its rising threshold, V<sub>PVCC/VCC</sub> will gradually increase and reach the internal power-on reset (POR) rising threshold 4.5V (typical) at t<sub>2</sub>.

**t<sub>2</sub> - t<sub>3</sub>:** During t<sub>2</sub> - t<sub>3</sub>, the ISL78226 will go through an initialization process to detect certain pin configurations (ADDR, MODE, PWMx) to latch in the selected operation modes. The time duration for t<sub>2</sub> - t<sub>3</sub> is typicalically 195 $\mu$ s.

After the t3, the  $I^2C/PMBus$  communication can be established to check the device and system status and to configure the device operation mode.

**t<sub>3</sub>-t<sub>4</sub>:** During this period, the ISL78226 will wait until the internal PLL circuits are locked to the preset oscillator frequency. When PLL locking is achieved at t<sub>4</sub>, the oscillator will generate output at the CLKOUT pin. The time duration for t<sub>3</sub> - t<sub>4</sub> depends on the PLLCOMP pin configuration. The PLL is compensated with a series resistor-capacitor (R<sub>PLL</sub> and C<sub>PLL1</sub>) from the PLLCOMP pin to GND and a capacitor (C<sub>PLL2</sub>) from PLLCOMP to GND. At 100kHz switching frequency, typical values are R<sub>PLL</sub> = 3.24k $\Omega$ , C<sub>PLL1</sub> = 6.8nF, C<sub>PLL2</sub> = 1nF. With this PLLCOMP compensation, the time duration for t<sub>3</sub> - t<sub>4</sub> is around 0.7ms.

t4 - t6: The PLL locks the frequency at t4 and the system is ready to start the Flyback controller, internal LDO, and MCULDO. If Flyback block is used, the Flyback circuit starts its soft-start at t4. The Flyback circuitry prebiases the SS FLY pin voltage to be equal to  $V_{FB}$  FLY just after the t<sub>4</sub>, which will take around 50µs. The Flyback controller starts switching at this time and the V6/V12 voltages rise following the SS\_FLY pin. After V6 and V12 reach their target voltage ranges and the Flyback soft-start period is completed, the SS\_FLY pin voltage reaches higher than 3.4V (typical) at t5 and internal LDO starts up. Internal LDO will switch the main power supply path to the PVCC/VCC from the VIN to V6 to reduce the power loss at the power path transistor of the LDO output stage. With this power source transition, the PVCC voltage from Internal LDO will become 5.2V. At timing t5, the MCULDO also starts up. The output voltage of the MCULDO can be defined by the resistor network connected between MCULDO output, MCULDO\_FB, and GND.

If the Flyback block is not used, do not disable it by connecting SLOPE\_FLY to VCC. Instead, connect SLOPE\_FLY to GND through a 51.1k $\Omega$  resistor. Connect COMP\_FLY directly to GND. This will disable the flyback controller portion of the IC. GDRV\_FLY is to be configured no connection. V6 may be driven by PVCC or MCUVDD if desired. V12 must be driven with a voltage greater than 10V nominal.



FIGURE 138. CIRCUIT INITIALIZATION AND SOFT-START

#### **Startup of Main Controller**

After  $t_5$ , the system is ready to start the main PWM controller. It is recommended to reconfigure the device operation mode and individual fault handling between  $t_5$  and  $t_6$ , if necessary.

Figure 139 on page 60 shows the timing diagram of the main controller startup with Buck mode, Forced PWM mode, and Phase Drop-Enabled case examples.

**t<sub>6</sub> - t<sub>9</sub>:** While PWM\_EN is kept lower than its falling threshold (1.0V typical), the ISL78226 keeps the main controller turned off by keeping DRV\_EN signal low. Also, the PWMx outputs that control high-side and low-side MOSFET switching are kept to 1/2 V<sub>CC</sub> for the purpose of turning off both high-side and low-side MOSFETs. When PWM\_EN becomes higher than its rising threshold (1.2V typical) at t<sub>6</sub>, the controller moves into the soft-start period. As the beginning of the soft-start period (t<sub>6</sub>), the device prebias the SS pin voltage to the FB\_BK voltage in order to minimize the time lag to start soft-start when the output voltage is prebiased. After the completion of SS prebiasing, the SS pin ramps up by charging the soft-start capacitor, which is connected between the SS pin and GND, with the constant soft-start current

(I<sub>SS</sub>). Just after the completion of prebiasing of SS pin, the DRV\_EN output will be pulled high to enable the drivers to control MOSFETs based on PWMx signals. Then, ISL78226 generates Boot Refresh pulses that pull PWMx outputs low to turn on the low-side FETs with minimum on-time for eight clock cycles to charge the bootstrap capacitor.

After the boot refresh period, the COMP\_BK voltage starts to ramp up from this timing as well. Drivers are enabled during this period but not allowed to switch until COMP\_BK becomes higher than the current-sense ramp offset. Once the COMP\_BK pin voltage becomes higher than the current-sense ramp offset (at  $t_7$ ), the PWMx outputs begin switching the drivers. The output voltage ramps up while the FB\_BK voltage is following the SS ramp during this soft-start period. At  $t_8$ , the output voltage reaches regulation level and the FB voltage reaches 1.6V. After the SS voltage reaches 1.6V at  $t_8$ , SS continues ramping up until it reaches the SS clamp voltage (VSSPCLAMP) 3.47V at  $t_9$ , indicating that the SS pin ramp-up is completed. At  $t_9$ , the ISL78226 generates an internal soft-start complete signal. While in soft-start period, the device operates in non-synchronous mode.

FN8887 Rev.2.00 Oct 19, 2017





Startup Sequence for Main PWM controller - Buck mode/ Forced PWM mode / with Phase-Drop

**tg - t<sub>10</sub>:** During the period of t<sub>9</sub> to t<sub>10</sub>, the ISL78226 changes its switching from Non-Synchronous mode to Synchronous mode gradually. To avoid the large negative current which will be caused by the sudden full-on of synchronous FET, the ISL78226 controls the synchronous FETs on-time to gradually increase. This period is called the soft-on period and has the duration of up to 100ms (typical).

 $t_{10}$ - $t_{11}$ : After the completion of the soft-on period at  $t_{10}$ , the converter starts to drop phases during the period of  $t_{11}$  and  $t_{12}$ . In this duration, the high-side MOSFET of the phases to be dropped will be gradually reduced cycle-by-cycle and will be finally turned off at  $t_{12}$ .

**t<sub>11</sub>** - **t<sub>12</sub>:** If the phase dropping function is selected, and the load current is low enough to reduce the switching phase count, the controller starts to drop the phases to be dropped during the period of t<sub>11</sub> and t<sub>12</sub>. In this duration, the On-duty of high-side MOSFET of the phases to be dropped will be gradually reduced cycle-by-cycle and will be finally turned off at t<sub>12</sub>.

 $t_{12}$  and after: After  $t_{12}$ , as long as the load current is not changing, the controller keeps the same phase count at the timing of  $t_{12}$ . And to keep the bootstrap capacitor for high-side MOSFETs drive charged, the controller provides boot refresh pulses every 500  $\mu$ s. While in Boot Refreshing period, PWMx of the dropped phases are pulled low for four clock cycles with minimum on-time to turn on the low-side MOSFET.

The circuit may not start if VIN is directly set to 64V before EN is toggled high. It will start if VIN is initially set to a lower voltage such as 62V, then EN is toggled high. After startup VIN can be increased to 64V.

## LD0s

ISL78226 has three LDOs. The first one, backup LDO, is implemented for the initial startup of the system. The second one, the 5.2V internal LDO, is prepared for the main regulated power rail for the device. The third one, MCULDO, is an output voltage programmable LDO for general purpose use in the system.



## **Backup LDO**

In a 12V/48V battery system, the converter system needs to start up with the power rail at either 12V or 48V. To generate the appropriate voltage for internal analog and logic circuits, typically around 5V, a backup LDO which generates 5.0V output to PVCC from either 12V or 48V input is implemented on ISL78226. However, if the power is always supplied from high voltage rail, the power dissipation of LDO will be too large to support continuous operation current of the device and the device temperature will become unnecessarily high. Therefore, a backup LDO will be switched over with internal 5.2V LDO, which is supplied by the V6 rail and will be generated by the device-implemented Flyback converter or external power supply system after V6 voltage becomes higher than 5V (typical).

The input voltage of backup LDO can tolerate up to 64V (65V absolute maximum) and has a current limit of 180mA (typical). Although this is not recommended, the backup LDO can be used continuously with high-load current conditions. With this method, the power losses at the LDO need to be considered. At high V<sub>IN</sub>, the LDO has significant power dissipation that may raise the junction temperature where the implemented thermal shutdown occurs. Figure 140 shows the relationship between maximum allowed backup LDO output current and input voltage. The curves are based on +25 °C/W thermal resistance  $\theta_{JA}$  of the package.



## Internal 5.2V LDO

After the backup LDO starts up and V6 voltage, which is generated by Flyback or external power supply system, becomes higher than 5.2V (typical), the internal 5.2V LDO will switch over to the backup LDO and supply 5.2V (typical) output voltage to PVCC. The internal 5.2V LDO has a fixed 5.2V output and up to 200mA (typical) current limit capability. A 10µF, 10V, or higher X7R typical ceramic capacitor is recommended between PVCC to GND. At low V<sub>IN</sub> operation, when the internal LDO is saturated or the load current becomes too large to force output voltage to be lower than 5V, the backup LDO will turn on again to supply the additional current. If the system falls into this condition, power loss will need to be considered as described in <u>"Backup LDO"</u> on page 61.

The output of this LDO, PVCC, is mainly used for the internal logic and PWM driver output. With VCC connected to PVCC as in the typical application, PVCC also supplies other internal analog circuitry. To provide a quiet power rail to the internal analog circuitry, it is recommended to place an RC filter between PVCC and VCC. A minimum of  $\mu$ F ceramic capacitor from VCC to ground should be used for noise decoupling purposes. Since PVCC is providing noisy logic current, a small resistor like  $10\Omega$  or smaller between the PVCC and VCC helps to prevent the noise interfering from PVCC to VCC.

## **MCULDO**

The ISL78226 implements a general purpose LDO, called MCULDO, to supply the regulated power rail for external MCU and/or other logic/analog functions. V6 is used as the power supply for the MCULDO. The output voltage of MCULDO can be configured with a resistor network between MCULDO, MCULDO\_FB, and GND. Since the reference voltage at MCULDO\_FB is set at 1.2V (typical), the output voltage of MCULDO at MCULDO pin will be defined as Equation 11.

$$V_{MCUVDD} = 1.2 \cdot \left(1 + \frac{R_{MCUVDDFB1}}{R_{MCUVDDFB2}}\right)$$
(EQ. 11)

R<sub>MCULDOFB2</sub> is the GND referenced resistor.

To stabilize the output of the MCULDO, it is recommended to place a  $10\mu$ F, 10V, or higher rated X7R ceramic capacitor between MCULDO and GND. The MCULDO has its own power-good threshold to indicate the MCULDO output is within the target range. An open-drain logic output of PG\_MCULDO will be pulled low if the MCULDO output is lower or higher than the target range. The rising threshold of undervoltage and overvoltage of MCULDO power-good is 91.7% and 108.3%, respectively, and with 2% of hysteresis. The MCULDO has the current limit at 250mA (typical).

## **Flyback Controller**

The ISL78226 implements a controller for a Flyback converter consisting of an external FET, a current-sensing shunt, and a Flyback transformer. The capability exists to generate a 6V and 12V bus that can be used to power the V6 and V12 pins on the IC. V6 bias circuits are internal to the ISL78226 and V12 biases to the external FET drivers.

The design follows typical Flyback converter guidelines. A Flyback transformer, which is really a three-winding, coupled inductor, is selected that is able to absorb energy due to current buildup in its primary winding during the FET on-time. The Flyback transformer then delivers that energy during the FET off-time from its two secondary windings. Enough energy must be absorbed during the FET on-time to support the power required during a switching cycle. The energy absorbed by the end of the FET on-time is stated in Equation 12:

$$\mathsf{E} = \frac{1}{2} \cdot \mathsf{L}_{\mathsf{PRI}} \cdot \mathsf{I}_{\mathsf{PRI}}^2$$
(EQ. 12)

The primary current slope during the FET on-time will be proportional to the primary input voltage and inversely proportional to the Flyback transformer primary inductance. Multiplying the current slope by the on-time yields the peak current as shown in <u>Equation 13</u>.

$$PK = \frac{T_{on} \cdot V_{FLYIN}}{L_{PRIMARY}}$$
(EQ. 13)



I

The peak primary current will be detected by a shunt resistor connected between the FET source and ground. The voltage across this shunt resistor must be detected via a Kelvin connection and fed back to the ISL78226 through ISP\_FLY and ISN\_FLY. Use caution; since one lead of the shunt resistor goes to ground a layout tool may allow this connection to be non-Kelvin. If the voltage fed back from this shunt resistor is too high, then the FET will be turned off prematurely and current limiting will occur.

The secondary turns ratio should be 2:1 because the output voltage ratio is V12:V6. The output voltage feedback loop regulation target is satisfied when V6 ~ 6V and V12 ~ 12V.

## **Fault Handling**

The ISL78226 continuously monitors the input and output voltage of the 12V and 48V battery rails, inductor current of the individual phases, the average output current in Buck mode, the average input current in Boost mode, the Flyback output voltages (6V/12V), the Flyback primary side switching current, and the PVCC/VCC voltages to detect any abnormal voltage or current conditions if present. If a fault condition is detected, depending upon the level of the fault condition, the ISL78226 provides the warning flags, auto/start, hiccup or latch-off functions, as the response to faults. The hiccup or latch-off response can be selected by configuring the MODE pin, or can be overridden by setting corresponding control register bits. Also, the fault status can be read out by an external microcontroller via  $I^2C/PMBus$  interface.

#### 12V/48V (BAT12/BAT48) RAIL INPUT/OUTPUT OVERVOLTAGE AND UNDERVOLTAGE FAULT

The ISL78226 has two levels of overvoltage/undervoltage detection for each input case and output case at the 12V and 48V rails. When the 12V and/or 48V battery voltage becomes higher than the overvoltage warning threshold or lower than the undervoltage warning threshold, the ISL78226 sets the corresponding status register bit (0xD2: BAT12/BAT48 Over/Undervoltage Status Register) to indicate the fault condition and pull down the XSTAT\_FLAG (an alert flag). The XSTAT\_FLAG alerts the external microcontroller to the fault detection. The external microcontroller can read out the status register bits (0xD2: BAT12/BAT48 Over/Undervoltage Status Register) via I<sup>2</sup>C/PMBus to recognize the fault condition.

In the default setting, the BAT12 Input or Output Overvoltage Warning Threshold is set at 115% of the target voltage, the BAT12 Undervoltage Warning Threshold is set at 85% of the target voltage, the BAT48 Overvoltage Warning Threshold is set at 108% of the target voltage, and BAT48 Undervoltage Warning is set at 75% of the target voltage. These thresholds can be overridden by setting the corresponding Fault Threshold Control Registers (0xB9[2,0]: BAT12 Overvoltage Warning Threshold Control Register, 0xBA[2,0]: BAT12 Undervoltage Warning Threshold Control Register, 0xBB[2,0] BAT48 Overvoltage Warning Threshold Control Register, and 0xBA[5,3]: BAT48 Undervoltage Warning Threshold Control Register).

The fault response of over/undervoltage warning can be overridden by setting the corresponding control bit in control registers 0xB1 and 0xB2. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.

If the overvoltage or undervoltage conditions reach the second threshold, which is the maximum or minimum operation voltage limit, the device sets the corresponding fault status register (0xD7: BAT12/BAT48 Over/Undervoltage Limit Status Register), pulls down the XSTAT\_FLAG, and moves into the Hiccup or Latch-Off mode that is defined by the MODE pin. The fault response defined by MODE pin can be overridden by setting the corresponding control bit in control registers 0xB7 and 0xB8. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.

If the device moves into Hiccup mode by the BAT12 or BAT48 Over/Undervoltage Limit, the device stops the main controller switching but keeps the Flyback controller, Internal LDOs, and MCULDO active. After the 500ms interval, the device restarts automatically from soft-start. If the device moves into Latch-Off mode by the BAT12 or BAT48 Over/Undervoltage Limit, the device stops the main controller but keeps the Flyback controller, Internal LDOs, and MCULDO active, and waits for the toggling of the EN\_PWM or EN pin. If the EN\_PWM is toggled, the main controller will restart from soft-start. If the EN pin is toggled, the device stops the Flyback controller, internal LDOs, and MCULDO once, and restarts from the device initialization.

In the default setting, the BAT12 Input or Output Overvoltage Limit Threshold is set at 150% of the target voltage, the BAT12 Undervoltage Limit Threshold is set at 40% of the target voltage, the BAT48 Overvoltage Limit Threshold is set at 125% of the target voltage, and BAT48 Undervoltage Limit Threshold is set at 50% of the target voltage. These thresholds can be overridden by setting the corresponding Fault Threshold Control Registers (<u>0xB9</u>[5,3]: BAT12 Overvoltage Limit Threshold Control Register).

#### **VIN OVERVOLTAGE PROTECTION**

In typical application, the ISL78226 is powered by the BAT12 and/or BAT48 rail at VIN pin for the initial start up. To prevent a VIN overvoltage condition, it is recommended to put a 64V or lower clamp circuit at the VIN pin. To prevent the device operation when the VIN is higher than 64V, the ISL78226 has overvoltage protection at the VIN pin.

# FLYBACK OUTPUT (V12/V6) OVER/UNDERVOLTAGE DETECTION AND PROTECTION

The ISL78226 has a Flyback controller to generate the power supply voltages for external drivers (V12 = 12V) and ISL78226 itself (V6 = 6V) from the 12V and/or 48V battery. These voltages may vary widely around 6V to 64V. The ISL78226 has overvoltage/undervoltage detection/protection for the Flyback outputs (V6 and V12).

If the V12 voltage exceeds 130% of the target voltage (15.6V typical), or V6 becomes higher than 12V, the device sets the corresponding fault status register (0xD3[2]: V12 Overvoltage Limit Status Register, 0xD3[0]: V6 Overvoltage Limit Status Register), pulls down the XSTAT\_FLAG, and moves into the Hiccup or Latch-Off mode that is defined by the MODE pin. The fault response defined by the MODE pin can be overridden by setting the corresponding control bit in Control Register 0xB3. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.



If the V12 voltage becomes lower than 75% of the target voltage (9.1V typical), or V6 becomes lower than 4.9V typical, the device sets the corresponding fault status register (0xD3[3]: V12 Undervoltage Limit Status Register, 0xD3[1]: V6 Undervoltage Limit Status Register), pulls down the XSTAT\_FLAG, and moves into the Hiccup or Latch-Off mode that is defined by the MODE pin. The fault response defined by the MODE pin can be overridden by setting the corresponding control bit in control registers 0xB3. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.

If the device moves into Hiccup mode by V12 or V6 overvoltage limit, the device stops switching the main controller, Flyback controller, internal LDOs, and MCULDO. After the 500ms interval, the device restarts automatically from the device initialization. If the device moves into Latch-Off mode by V12 or V6 overvoltage limit, the device stops the main controller, Flyback controller, internal LDOs, and MCULDO, and waits for the toggling of EN pin. When the EN pin is toggled, the device will restart from the device Initialization.

#### FLYBACK OVERCURRENT PROTECTION

The ISL78226 also monitors the switching current of the Flyback converter at the primary side.

If the voltage across the Flyback switching current-sensing resistor, which is connected between source side of Flyback switching MOSFET and GND, exceeds 75mV, the device sets the corresponding fault status register (0xD3[4]: Flyback Overcurrent Status Register), pulls down the XSTAT\_FLAG, and moves into the Hiccup or Latch-Off mode that is defined by the MODE pin. The fault response defined by MODE pin can be overridden by setting the corresponding control register bit in control registers 0xB4[1,0]. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.

If the device moves into Hiccup mode by Flyback Overcurrent Protection, the device stops switching of the main controller, Flyback controller, internal LDOs, and MCULDO. After the 500ms interval, the device restarts automatically from the device initialization. If the device moves into Latch-Off mode by Flyback Overcurrent Protection, the device stops the main controller, Flyback controller, internal LDOs, and MCULDO, and waits for the toggling of EN pin. When the EN pin is toggled, the device will restart from the device initialization.

#### **OVERCURRENT PROTECTION**

The ISL78226 has multiple levels of overcurrent protection. Each phase is protected from an overcurrent condition by limiting its peak current, and the combined total current is protected on an average basis. Also, each phase has cycle-by-cycle negative current protection.

#### **CYCLE-BY-CYCLE OVERCURRENT LIMITING (OC1)**

The current flowing through the inductor is monitored by a current-sense resistor (R<sub>SENx</sub>) and is protected from the overcurrent condition (OC1) by limiting its peak current, cycle-by-cycle basis. When the sensed inductor current reaches the OC1 threshold (I<sub>SENx</sub> = 94 $\mu$ A = 38 $\mu$ A of Sensed Current + 56 $\mu$ A offset), the main switching transistor (high-side transistor for Buck mode, and low-side transistor for Boost mode) will be turned off to limit the peak current. When OC1 condition is

detected, the device sets the corresponding status register bit (0xD5[0]: OC1 Status Register, 0xD9[5,0]: Fault Phase Indicator Register) to indicate the fault condition and pull down the XSTAT\_FLAG (an Alert flag). The XSTAT\_FLAG alerts the microcontroller to the fault condition. The external microcontroller can read out the status register bits (0xD5[0]: OC1 Status Register, 0xD9[5,0]: Fault Phase Indicator Register) via I<sup>2</sup>C/PMBus to recognize the fault condition.

#### INDUCTOR PEAK CURRENT OVERCURRENT PROTECTION (0C2)

If the output current increases even though OC1 is triggered, the device has a 2nd level of overcurrent threshold (OC2) to protect against further current increase. When the sensed inductor current reaches the OC2 threshold ( $I_{SENx} = 101\mu A = 45\mu A$  of Sensed Current + 56 $\mu A$  offset), the device sets the corresponding fault status register (0xD5[1]: OC2 Fault Status Register, 0xDA[5,0]: Fault Phase Indicator Register), pulls down the XSTAT\_FLAG, and moves into the Hiccup or Latch-Off mode that is defined by the MODE pin. The fault response defined by the MODE pin can be overridden by setting the corresponding control bit in control registers 0xB6. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.

If the device moves into Hiccup mode by the OC2 fault, the device stops the main controller switching but keeps the Flyback controller, internal LDOs, and MCULDO active. After the 500ms interval, the device restarts automatically from soft-start. If the device moves into Latch-Off mode by the OC2 fault, the device stops the main controller but keeps the Flyback controller, internal LDOs, and MCULDO active, and waits for the toggling of EN\_PWM or EN pin. If the EN\_PWM is toggled, the main controller will restart from the soft-start. If the EN pin is toggled, the device stops Flyback controller, internal LDOs, MCULDO once, and restarts from the device initialization.

#### **AVERAGE OVERCURRENT PROTECTION (AOCP)**

The device continuously monitors the total average output current at IMON pin. If the IMON pin voltage reaches 2.7V, the Average Overcurrent Protection (AOCP) will be triggered. At AOCP, the device sets the corresponding fault status register (0xD5[5]: AOCP Fault Status Register), pulls down the XSTAT\_FLAG, and moves into the Hiccup or Latch-Off mode that is defined by the MODE pin. The fault response defined by the MODE pin can be overridden by setting the corresponding control bit in control registers 0xB4[5,4]. The Individual Fault Response Control Register bit 0xB0[7] must be set to 1 in order to make changes effective.

If the device moves into Hiccup mode by the AOCP fault, the device stops the main controller switching but keeps Flyback controller, internal LDOs, and MCULDO active. After the 500ms interval, the device restarts automatically from soft-start. If the device moves into Latch-Off mode by the AOCP fault, the device stops the main controller but keeps Flyback controller, internal LDOs, and MCULDO active, and waits for the toggling of EN\_PWM or EN pin. If the EN\_PWM is toggled, the main controller will restart from the soft-start. If the EN pin is toggled, the device stops the Flyback controller, internal LDOs, and MCULDO active, and waits for the toggling of EN\_PWM or EN pin. If the EN\_PWM is toggled, the main controller will restart from the soft-start. If the EN pin is toggled, the device stops the Flyback controller, internal LDOs, and MCULDO once, and restarts from the device initialization.



#### **NEGATIVE OVERCURRENT PROTECTION (NOC)**

The ISL78226 also monitors the negative inductor current. If the negative side of inductor current reaches the Negative Overcurrent Protection (NOC) threshold, the device turns off the synchronous switching transistor (low-side transistor in Buck mode, and high-side transistor in Boost mode) in each cycle to limit the negative current. When cycle-by-cycle NOC is triggered, the device sets the corresponding fault status register (0xD5[2]: NOC Fault Status Register, 0xD9[5,0]: Fault Phase Indicator Register) and pulls down the XSTAT\_FLAG.

#### FAULT PHASE REMOVAL (PHASE-DISABLE)

The Fault Phase Removal feature enables the device to operate without the specific phases that might be damaged in cases where OC2, NOC, and/or external FET shorts are detected. When these faults are detected, the ISL78226 moves into Hiccup/Latch-Off mode which is defined by the pin or register configuration and reports the status. The external MCU determines the necessity of disabling specific phases based on status information and sets the corresponding register bit of OxBC[5:0]. The ISL78226 will start up by disabling the specified phases. In this case, phase shifting will not be provided. If more than half of the maximum operation phase count phases are removed, the device moves into the Hiccup or Latch-Off mode and waits for the toggling of the PWM\_EN or EN pinif register OxB6 [5] is enabled. Hiccup or Latch-Off fault response is controlled by register 0xB6 [6,7].

#### **OVERRIDING INDIVIDUAL FAULT RESPONSES**

The default fault responses (hiccup or latch-off) for all fault conditions are set by the MODE pin configuration. In addition to the default hardware setting of fault responses, the ISL78226 enables the user to override the individual fault responses by setting corresponding registers via  $I^2C/PMBus$  interface. When the individual fault response setting is selected by setting an Individual Fault Response Enable/Disable Control bit (<u>0xB0</u>; [7]) to "1", all fault responses will follow the settings of individual fault response control registers. For details on the control register assignment, refer to <u>"Control and Status Registers"</u> on page 66.

## **Operation Mode Setting**

The ISL78226 provides several operation modes via the combination of the BT/BK pin, MODE pin, PWM\_TRI pin, and ADDR pin.

#### **CONVERTER DIRECTION SELECTION**

BT/BK pin switches the direction of the converter between Boost mode and Buck mode. When the BT/BK is logic high (VCC > BT/BK > VCC-0.7V), the ISL78226 operates in Boost mode. When the BT/BK is logic low (0V < BT/BK < 0.7V), the device operates in Buck mode. The BT/BK pin can be controlled by the external microcontroller to change the converter direction. When the BT/BK direction is changed on the fly, the device detects the zero cross of the inductor current, stops the PWMx outputs, and sets DRV\_EN low. The device then moves into the soft-start states to restart in the opposite direction from the normal soft-start.

#### **PWM OUTPUT MODE SELECTION**

PWM\_TRI pin selects the 3-state or 2-state output of PWMx output pins. If PWM\_TRI is connected to VCC, PWMx outputs are

set as 3-state output. In this case, the external drivers need to recognize middle level (2.5V) to turn off both high-side and low-side MOSFETs. PWMx output high means the high-side MOSFETs are on and PWMx output low means the low-side MOSFETs are on. If the PWM\_TRI is connected to GND, the PWMx outputs take 2-state output (i.e., high and low). In this case, the PWMx outputs indicates the on/off timing of the main switching transistor.

#### SWITCHING MODE AND FAULT RESPONSE SELECTION

The MODE pin is used to select switching mode (DE mode or Forced PWM mode) and Fault Response (Hiccup or Latch-Off). This pin has four internal threshold levels to determine the combination of switching mode and fault response. At the startup/initialization period of the device, a  $30\mu$ A current is sourced from the MODE pin. By connecting this pin to GND, VCC, or an external resistor, the desired voltage level for the mode setting will be generated and latched into the device. The relation between the MODE pin connection (resistor value) and operation mode are shown in Table 2.

•			
MODE PIN VOLTAGE	RECOMMENDED CONNECTION OR RESISTOR AT MODE PIN	DE MODE OR FORCED PWM	HICCUP OR LATCH
GND	GND	DE	Hiccup
1.0V	33.2kΩ	Forced PWM	Hiccup
2.05V	68.1kΩ	DE	Latch-Off
VCC	VCC	Forced PWM	Latch-Off

#### TABLE 2. MODE SELECTION CONFIGURATION

The DE mode is valid only when the PWM\_TRI is connected to VCC, meaning the 3-state driver is used. If PWM\_TRI is connected to GND, the PWMx output indicates the main switching transistor is on/off only.

## MASTER CONTROLLER AND SLAVE CONTROLLER SETTING

The connection of the ADDR pin determines the main controller (master) and sub-controller (slave) when multiple ISL78226s are used in parallel.

As with the MODE pin, at the startup/initialization of the device, a  $30\mu$ A current is sourced from the ADDR pin. By connecting this pin to GND, VCC, or an external resistor from this pin to GND, the desired voltage level for the device address setting will be generated and latched into the device. The relation between the ADDR pin connection (resistor value) and master or slave selection are shown in <u>Table 3</u>. Up to four devices (and up to 12 phases) can operate in parallel.

#### TABLE 3. ADDRESS CONFIGURATION, MASTER/SLAVE

ADDR PIN VOLTAGE	RECOMMENDED CONNECTION OR RESISTOR AT ADDR PIN	DEVICE ORDER (MASTER/SLAVE)
GND	GND	Master
1.0V	33.2kΩ	Slave-2
2.05V	68.1kΩ	Slave-3
VCC	VCC	Slave-1



If selected as a slave device, the Flyback controller, MCULDO, BAT12/BAT48 over and undervoltage detection/protection, and feedback loop (GM amp, compensation loop, soft-start, and tracking) of the controller will be disabled. Also, to communicate phase dropping information and synchronize with the master device, the DRV\_EN, PD\_1, and PD2 pins are set to input.

The slave device also needs to recognize how many slaves are connected in parallel to perform the proper phase shifting. For this purpose, the FB\_BT and FB\_BK pins are used for the slave device count indicator.

- If the system is configured as 1-master/1-slave operation, connect FB\_BT and FB\_BK pins of slave device to GND.
- If the system is configured as 1-master/2-slave operation, connect FB\_BT and FB\_BK pins of slave devices to VCC.
- If the system is configured as 1-master/3-slave operation, connect FB\_BT and FB\_BK pins of slave devices to GND and VCC, respectively.

When the system is configured by one master device only, connect the ADDR pin to GND.

# Operating Phase Count Setting and Phase Shifting

The ISL78226 can work in 2-, 3-, 4-, or 6-phase configuration.

Connecting the PWM5 (or PWM6) to VCC selects 4-phase operation and each PWM output pulses are shifted in 1/4 cycle (90°) increments. Connecting the PWM4 to VCC selects 3-phase operation and each of the PWM output pulses are shifted in 1/3 cycle (120°) increments. Connecting the PWM3 to VCC selects 2-phase operation and each of the PWM output pulses are shifted in 1/2 cycle (180°) increments.

Unused current-sense amplifier inputs ISENxA should be connected to BAT12. Unused current-sense amplifier inputs ISENxB should be left unconnected.

## I<sup>2</sup>C/PMBus Communication

The ISL78226 is implemented with an  $I^2C/PMB$ us compatible digital interface for the user to monitor and change a few operating parameters allowing smart control of the regulator.

The Power Management Bus (PMBus) is an open-standard digital power management protocol. It uses SMBus as its physical communication layer and includes support for the SMBus Alert (SALERT). In much the same way as SMBus defines the general means to manage portable power, PMBus defines the means to manage power subsystems.

PMBus and SMBus are I<sup>2</sup>C derived bus standards that are generally electrically compatible with I<sup>2</sup>C. They are more robust (Timeouts Force Bus Reset) and offer more features than I<sup>2</sup>C, such as an SMBALERT(SALERT) line for interrupts, Packet Error Checking (PEC), and Host Notify Protocol.

#### MONITOR FAULTS AND CONFIGURE FAULT RESPONSES

When any of the fault conditions are detected, the corresponding bit of the FAULT\_STATUS register will be set to 1 and the XSTAT\_FLAG pin will be pulled low. The I<sup>2</sup>C/PMBus host controller will get interrupted by monitoring the XSTAT\_FLAG pin and will respond as follows:

- ISL78226 device pulls XSTAT\_FLAG low.
- The host detects that XSTAT\_FLAG is low, then performs transmission with Alert Response Address to find which device is pulling XSTAT\_FLAG low.
- The host talks to the device that is pulling XSTAT\_FLAG low. The actions that the host performs next are up to the system designer.

Each individual bit of the FAULT\_STATUS register can only be cleared to 0 by writing to that register via  $I^2C/PMBus$ , or by CLEAR\_FAULTS command, or POR recycle. When all the bits of FAULT\_STATUS register are reset to 0, the XSTAT\_FLAG pin is released to be pulled HIGH. To reset or clear each individual bit of the FAULT\_STATUS register, write the same value to the individual bit of interest.

### SET OPERATION/FAULT THRESHOLDS VIA I<sup>2</sup>C/PMBUS

A system controller can change the ISL78226 operating parameters through the  $I^2C/PMB$ us interface. These commands include, but are not limited to, the following:

- Set input/output overvoltage/undervoltage threshold
- · Set the fault responses of each individual fault
- Enable or disable the PWM operation of specific phase
- · Set constant current control thresholds

#### ACCESSIBLE TIMING FOR I<sup>2</sup>C/PMBUS REGISTERS STATUS

All the I<sup>2</sup>C/PMBus command registers are set to default values during the  $t_2$  -  $t_3$  initialization period, as shown in Figure 138 on page 59. The I<sup>2</sup>C/PMBus will be accessible after this part initialization period.

After part start-up, as long as EN and PVCC/VCC are kept HIGH, all the PMBus registers values are accessible via the PMBus.

When the part is in Latch-Off status or Hiccup mode triggered by any fault, the internal LDO is still enabled and keeps PVCC/VCC HIGH. All the PMBus register values are accessible via PMBus. The FAULT\_STATUS register values are accessible for the host to diagnose the type of fault.

Either EN low or PVCC/VCC falling below POR will disable the ISL78226. All the registers will be reset and not accessible via PMBus.



## **Control and Status Registers**

To access the ISL78226 Control Registers or Status Registers via the  $I^2C/PMBus$  Interface, an appropriate device address will need to be provided. The address IDs for Master device, Slave-1 device, Slave-2 device, and Slave-3 device are 0x4C, 0x4D, 0x4E, and 0x4F, respectively. A complete map of the ISL78226 status and control registers is available at:

https://www.intersil.com/content/dam/Intersil/documents/isI7/isI78226-register-map.xlsx

## **Control Registers**

Control registers enable the selection of functions such as analog tracking, inverting of PWM output polarity, individual fault responses for each fault mode, fault and control threshold setting, maximum/minimum on-duty, and boot-refreshing timing control, etc.

#### **CONTROL REGISTER 1 (0XB0)**

**Definition:** Enables/disables the analog tracking, inverting PWM output polarity, clear faults command, and individual fault settings. **Data Length in Bytes:** 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		CONTROL REGISTER 1 (0XB0)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Individual Fault Response Control Bit	Clear Faults	PWM_INV	ATRAK/DTR ACK		Rese	erved	
Default Value	0	0	0	0	0	0	0	0

#### Individual Fault Response Enable/Disable Control Bit (0xB0: Bit 7)

Enable/disable the individual fault response control by control registers.

OxBO BIT 7	DESCRIPTION	
`` '	Disable individual fault response control. Ise default fault responses defined by the MODE pin setting.	
	Enable individual fault response control by dedicated control registers. For details, refer to descriptions of each control register.	

#### Clear Faults (0xB0: Bit 6)

Clears all fault bits. After a soft-start is complete, clear all faults and then keep the faults by setting bit 6 to 1 and then to 0. Faults indicated after this are true faults and not the result of changing registers during startup.

OxBO BIT 6	DESCRIPTION
0 (Default)	Keep the faults
	Clear all faults. After the external MCU reads the fault status, set this bit to "1" to clear the faults, then return to "0" to get next fault. If the error status is remaining in the system, the error bits will be altered at corresponding registers immediately after this bit returns to "0".

#### PWM\_INV (0xB0: Bit 5)

Invert PWM output polarity.

OxBO BIT 5	DESCRIPTION
0 (Default)	Normal polarity When an ISL78226 PWMx output is "High" its associated FET driver is commanded at its input to turn on the high-side FET and to turn off the low-side FET. When an ISL78226 PWMx output is "Low" its associated FET driver is commanded at its input to turn off the high-side FET and to turn on the low-side FET. When PWMx output is "middle" (when 3-state PWM output is used), turn off both high-side and low-side FETs.
1	Inverted polarity When an ISL78226 PWMx output is "High" its associated FET driver is commanded at its input to turn off the high-side FET and to turn on the low-side FET. When an ISL78226 PWMx output is "Low" its associated FET driver is commanded at its input to turn on the high-side FET and to turn off the low-side FET. When PWMx output is "middle" (when 3-state PWM output is used), turn off both high-side and low-side FETs.

#### ATRK/DTRK Control Bit (0xB0: Bit 4)

Select the track pin input mode as either analog or digital.

OxBO BIT 4	DESCRIPTION	
0 (Default)	Digital tracking input	
1	Analog tracking input	

#### INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 1 (0XB1)

Definition: BAT12 input and output overvoltage and undervoltage fault response setting.

Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A. REGISTER NAME

REGISTER NAME		INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 1 (0XB1)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function		Undervoltage ntrol Bits	•	Overvoltage ntrol Bits	Undervoltage	•	BAT12 Outpu Fault Co	t Overvoltage ntrol Bits
Default Value	0	0	0	0	0	0	0	0

#### BAT12 Output Overvoltage Fault (Warning) Control Bit (0xB1: Bit 1:0)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 exceeds the first level of overvoltage threshold. When the individual fault response enable/disable control Bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB1 BIT 1	OxB1 BIT O	DESCRIPTION
0	0	Flagging only (Default) When BAT12 output voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[0]) will be set to "1", and XSTAT_FLAG will be pulled low. System continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT12 output voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[0]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT12 output voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[0]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### BAT12 Output Undervoltage Fault (Warning) Control Bit (0xB1: Bit 3:2)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 output voltage becomes lower than the first level of undervoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB1 BIT 3	0xB1 BIT 2	DESCRIPTION
0	0	Flagging only (Default) When BAT12 output voltage exceeds the first undervoltage threshold, the corresponding fault status register (0xD2[1]) will be set to "1", and XSTAT_FLAG will be pulled low. System continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT12 output voltage exceeds the first undervoltage threshold, the corresponding fault status register (0xD2[1]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT12 output voltage exceeds the first undervoltage threshold, the corresponding fault status register (0xD2[1]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### BAT12 Input Overvoltage Fault (Warning) Control Bit (0xB1: Bit 5:4)

When the individual fault response enable/disable control bit Bit (0xB0[7]) is "1", the device selects the fault response when BAT12 input voltage exceeds the first level of overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB1 BIT 5	OxB1 BIT 4	DESCRIPTION
0	0	Flagging only (Default) When BAT12 input voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[2]) will be set to "1", and XSTAT_FLAG will be pulled low. System continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT12 input voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[2]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT12 input voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[2]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### BAT12 Input Undervoltage Fault (Warning) Control Bit (0xB1: Bit 7:6)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 becomes lower than the first level of undervoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB1 BIT 7	0xB1 BIT 6	DESCRIPTION
0	0	Flagging only (Default) When BAT12 input voltage becomes lower than the first undervoltage threshold, the corresponding fault status register (0xD2[3]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT12 input voltage becomes lower than the first undervoltage threshold, the corresponding fault status register (0xD2[3]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When BAT12 input voltage becomes lower than the first undervoltage threshold, the corresponding fault status register (0xD2[3]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### **INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 2 (0XB2)**

Definition: BAT48 input and output overvoltage and undervoltage fault response setting

Data Length in Bytes: 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME	INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 2 (0XB2)								
Format				Bit I	Field				
Bit Position	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	•	Undervoltage ntrol Bits	•	Overvoltage ntrol Bits	Undervoltage	•	BAT48 Outpu Fault Co	t Overvoltage ntrol Bits	
Default Value	0	0	0	0	0	0	0	0	

#### BAT48 Output Overvoltage Fault (Warning) Control Bit (0xB2: Bit 1:0)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT48 exceeds the first level of overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB2 BIT 1	OxB2 BIT O	DESCRIPTION
0	0	Flagging only (Default) When BAT48 output voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[4]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT48 output voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT48 output voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### BAT48 Output Undervoltage Fault (Warning) Control Bit (0xB2: Bit 3:2)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT48 output voltage become lower than the first level of undervoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB2 BIT 3	OxB2 BIT 2	DESCRIPTION
0	0	Flagging only (Default) When BAT48 output voltage becomes lower than the first overvoltage threshold, the corresponding fault status register (0xD2[5]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT48 output voltage becomes lower than the first overvoltage threshold, the corresponding fault status register (0xD2[5]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT48 output voltage become lower than the first Under voltage threshold, corresponding fault status register (0xD2[5]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0.0")

#### BAT48 Input Overvoltage Fault (Warning) Control Bit (0xB2: Bit 5:4)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT48 input voltage exceeds the first level of overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB2 BIT 5	0xB2 BIT 4	DESCRIPTION
0	0	Flagging only (Default) When BAT48 input voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[6]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT48 input voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[6]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT48 input voltage exceeds the first overvoltage threshold, the corresponding fault status register (0xD2[6]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0.0")

#### BAT48 Input Undervoltage Fault (Warning) Control Bit (0xB2: Bit 7:6)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT48 becomes lower than the first level of undervoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB2 BIT 7	OxB2 BIT 6	DESCRIPTION
0	0	Flagging only (Default) When BAT48 input voltage becomes lower than the first undervoltage threshold, the corresponding fault status register (0xD2[7]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT48 input voltage becomes lower than the first undervoltage threshold, the corresponding fault status register (0xD2[3]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When BAT48 input voltage becomes lower than the first undervoltage threshold, the corresponding fault status register (0xD2[7]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### **INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 3 (0XB3)**

**Definition: V12 and V6** (Flyback output or external input when Flyback is not used) overvoltage and undervoltage fault response setting **Data Length in Bytes: 1** 

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h Units: N/A

REGISTER NAME		INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 3 (0XB3)						
Format				Bit	Field			
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function		oltage Fault ol Bits		ltage Fault ol Bits		/oltage Fault ol Bits		oltage Fault ol Bits
Default Value	0	0	0	0	0	0	0	0

#### V12 Overvoltage Fault Control Bit (0xB3: Bit 1:0)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when V12 exceeds the overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB3 BIT 1	OxB3 BIT O	DESCRIPTION
0	0	Flagging only (Default) When V12 voltage exceeds the overvoltage threshold, the corresponding fault status register (0xD3[2]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When V12 voltage exceeds the overvoltage threshold, the corresponding fault status register (0xD3[2]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When V12 voltage exceeds the overvoltage threshold, the corresponding fault status register (0xD3[2]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")
### V12 Undervoltage Fault Control Bit (0xB3: Bit 3:2)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when V12 voltage becomes lower than the undervoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB3 BIT 3	0xB3 BIT 2	DESCRIPTION
0	0	Flagging only (Default) When V12 output voltage becomes lower than the undervoltage threshold, the corresponding fault status register (0xD3[4]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch- off responses.
0	1	Hiccup (Auto Restart) When V12 voltage becomes lower than the undervoltage threshold, the corresponding fault status register (0xD3[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When V12 voltage becomes lower than the undervoltage threshold, the corresponding fault status register (0xD3[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

### V6 Overvoltage Fault Control Bit (0xB3: Bit 5:4)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when V6 voltage exceeds the overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB3 BIT 5	OxB3 BIT 4	DESCRIPTION
0	0	Flagging only (Default) When V6 voltage exceeds the overvoltage threshold, the corresponding fault status register (0xD3[0]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When V6 voltage exceeds the overvoltage threshold, the corresponding fault status register (0xD3[0]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When V6 voltage exceeds the overvoltage threshold, the corresponding fault status register (0xD3[0]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

### V6 Undervoltage Fault Control Bit (0xB3: Bit 7:6)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when V6 becomes lower than the undervoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB3 BIT 7	OxB3 BIT 6	DESCRIPTION
0	0	Flagging only (Default) When V6 voltage becomes lower than the undervoltage threshold, the corresponding fault status register (0xD3[1]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When V6 voltage becomes lower than the undervoltage threshold, the corresponding fault status register (0xD3[1]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When V6 voltage becomes lower than the undervoltage threshold, the corresponding fault status register (0xD3[1]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")



# INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 4 (0XB4)

Definition: Flyback overcurrent and Average Overcurrent Protection (AOCP) fault response setting

Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h

Units: N/A

REGISTER NAME	INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 4 (0XB4)							
Format				Bit Field				
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Flyback Switching FET Short Protection Control	Reserved	0	vercurrent Control Bits	Rese	erved	Overcurren	vitching FET It Protection ol Bits
Default Value	0	0	0	0	0	0	0	0

#### Flyback Primary Side Switching FET Overcurrent Protection Control Bits (0xB4: Bit 1:0)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when detecting overcurrent situations at the primary side switching FET of Flyback. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB4 BIT 1	0xB4 BIT 0	DESCRIPTION
0	0	Flagging only (Default) When the overcurrent condition at primary side of switching FET of Flyback is detected, the corresponding fault status register (0xD3[4]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When the overcurrent condition at primary side of switching FET of Flyback is detected, the corresponding fault status register (0xD3[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops switching of Flyback and PWMx outputs. The Flyback switching will recover automatically 500ms (typical) after the overcurrent condition is removed. The PWM switchings will recover via the normal soft-start period after the Flyback recovery.
1	0	Latch-Off When the overcurrent condition at primary side of switching FET of Flyback is detected, the corresponding fault status register (0xD3[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops switching of Flyback and PWMx outputs. The Flyback switching will not recover automatically even the overcurrent condition is removed. To recover switching, toggle EN. Also, to restart PWMx switching, set PWM_EN to "high" after the Flyback restart and V6/V12 will become a proper level.
1	1	Flagging only (same as "0,0")

# Average Overcurrent Fault Control Bit (0xB4: Bit 5:4)

When the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when average overcurrent protection (average output overcurrent in Buck mode and average input overcurrent in Boost mode) condition is detected. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB4 BIT 5	OxB4 BIT 4	DESCRIPTION
0	0	Flagging only (Default) When Average Overcurrent Protection (AOCP) (average output overcurrent in Buck mode and average input overcurrent in Boost mode) condition is detected, the corresponding fault status register (0xD5[5]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When Average Overcurrent Protection (AOCP) (average output overcurrent in Buck mode and average input overcurrent in Boost mode) condition is detected, the corresponding fault status register (0xD5[5]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the AOCP condition is removed.
1	0	Latch-Off When Average Overcurrent Protection (AOCP) (average output overcurrent in Buck mode and average input overcurrent in Boost mode) condition is detected, the corresponding fault status register (0xD5[5]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the AOCP condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0.0")

### Flyback Primary Side Switching FET Short Fault Control Bit (0xB4: Bit 7)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when detecting the short condition at the primary side switching FET of Flyback. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB4 BIT 7	DESCRIPTION
0 (Default)	When detecting the short condition at primary side switching FET of Flyback, the corresponding fault status register (0xD8[4]) will be set to "1", XSTAT_FLAG will be pulled low, and XSYS_FAIL will be pulled low to stop the system. Flyback and PWMx switching will be stopped. To recover, toggle EN.
1	Flagging only When detecting the short condition at primary side switching FET of Flyback, the corresponding fault status register (0xD8[4]) will be set to "1" and XSTAT_FLAG will be pulled low. The XSYS_FAIL pin will not be pulled low.

# **INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 6 (0XB6)**

Definition: Cycle-by-Cycle Overcurrent 2 (OC2) fault response setting

Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h

Units: N/A

REGISTER NAME		INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 5 (0XB6)						
Format				Bit Field				
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Function OC2 and phase disable fault response control bits		Phase disable response		•	Reserved		•
Default Value	0	0	0	0	0	0	0	0

### OC2 and >50% Phase Disable Fault Response Control Bits (0xB6: Bit 7:6)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when detecting Overcurrent 2 condition at any of the PWM switching channels. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB6 BIT 7	0xB6 BIT 6	DESCRIPTION
0	0	Flagging only (Default) When the overcurrent 2 (OC2) condition is detected at any of the PWM switching channels, the corresponding fault status register (0xD5[1]) will be set to "1", and XSTAT_FLAG will be pulled low. Also, the fault-detected channel information can be obtained by reading a status register 0xDA[5:0]. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When the overcurrent 2 (OC2) condition is detected at any of the PWM switching channels, the corresponding fault status register (0xD5[1]) will be set to "1", and XSTAT_FLAG will be pulled low. Also, the fault-detected channel information can be obtained by reading a status register 0xDA[5:0]. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the OC2 condition is removed.
1	0	Latch-Off When the overcurrent 2 (OC2) condition is detected at any of the PWM switching channels, the corresponding fault status register (0xD5[1]) will be set to "1", and XSTAT_FLAG will be pulled low. Also, the fault detected channel information can be obtained by reading a status register 0xDA[5:0]. At the same time, the system stops PWM switching. The PWM switching will not be recovered automatically. To recover the PWM switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

### Fault Phase Removal Control Bit (0XB6:Bit 5)

0xB6 BIT 5	DESCRIPTION
0 (Default)	No fault triggered from phase disabling.
	If more than half of the set number of phases are disabled writing into register 0xBC[1-6], hiccup or latch-off as set by register 0xB6 [6,7] is triggered.

# INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 6 (0XB7)

Definition: BAT12 input and output overvoltage and undervoltage limit (protection) response setting

Data Length in Bytes: 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME	INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 6 (0XB7)								
Format				Bit F	Field				
Bit Position	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	Function BAT12 Input Undervoltage Limit Fault Control Bits		•	Overvoltage Control Bits	BAT12 Undervoltage Contro	e Limit Fault	BAT12 Outpu Limit Fault	t Overvoltage Control Bits	
Default Value	0	0	0	0	0	0	0	0	

### BAT12 Output Overvoltage Limit Fault Control Bit (0xB7: Bit 1:0)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 exceeds the second level of overvoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB7 BIT 1	0xB7 BIT 0	DESCRIPTION
0	0	Flagging only (Default) When BAT12 output voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[0]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch- off responses.
0	1	Hiccup (Auto Restart) When BAT12 output voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[0]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT12 output voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[0]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

### BAT12 Output Undervoltage Limit Fault Control Bit (0xB7: Bit 3:2)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 output voltage becomes lower than the second level of undervoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB7 BIT 3	OxB7 BIT 2	DESCRIPTION
0	0	Flagging only (Default) When BAT12 output voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[1]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT12 output voltage becomes lower than the second Under voltage threshold, the corresponding fault status register (0xD7[1]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When BAT12 output voltage becomes lower than the second Under voltage threshold, the corresponding fault status register (0xD7[1]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

#### BAT12 Input Overvoltage Limit Fault Control Bit (0xB7: Bit 5:4)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 input voltage exceeds the second level of Overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB7 BIT 5	0xB7 BIT 4	DESCRIPTION
0	0	Flagging only (Default) When BAT12 input voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[2]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch- off responses.
0	1	Hiccup (Auto Restart) When BAT12 input voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[2]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT12 input voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[2]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

# BAT12 Input Undervoltage Limit Fault Control Bit (0xB7: Bit 7:6)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 becomes lower than the second level of Undervoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB7 BIT 7	0xB7 BIT 6	DESCRIPTION
0	0	Flagging only (Default) When BAT12 input voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[3]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT12 input voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[3]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When BAT12 input voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[3]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

# **INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 7 (0XB8)**

Definition: BAT48 input and output overvoltage and undervoltage limit (protection) response setting

Data Length in Bytes: 1

Data Format: Bit Field Typical: R/W Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		INDIVIDUAL FAULT RESPONSE CONTROL REGISTER 7 (0XB8)								
Format		Bit Field								
Bit Position	7	6	5	4	3	2	1	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Function		BAT48 Input Undervoltage Limit Fault Control Bits		BAT48 Input Overvoltage Limit Fault Control Bits		Undervoltage Control Bits	BAT48 Outpu Limit Fault	t Overvoltage Control Bits		
Default Value	0	0 0		0	0	0	0	0		

### BAT48 Output Overvoltage Limit Fault Control Bit (0xB8: Bit 1:0)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT48 exceeds the second level of overvoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

0xB8 BIT 1	0xB8 BIT 0	DESCRIPTION
0	0	Flagging only (Default) When BAT48 output voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[4]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch- off responses.
0	1	Hiccup (Auto Restart) When BAT48 output voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT48 output voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[4]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

### BAT48 Output Undervoltage Limit Fault Control Bit (0xB8: Bit 3:2)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 output voltage becomes lower than the second level of undervoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB8 BIT 3	0xB8 BIT 2	DESCRIPTION
0	0	Flagging only (Default) When BAT48 output voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[5]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT48 output voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[5]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When BAT48 output voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[5]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

### BAT48 Input Overvoltage Limit Fault Control Bit (0xB8: Bit 5:4)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT48 input voltage exceeds the second level of overvoltage threshold. When the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB8 BIT 5	0xB8 BIT 4	DESCRIPTION
0	0	Flagging only (Default) When BAT48 input voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[6]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch- off responses.
0	1	Hiccup (Auto Restart) When BAT48 input voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[6]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the overvoltage condition is removed.
1	0	Latch-Off When BAT48 input voltage exceeds the second overvoltage threshold, the corresponding fault status register (0xD7[6]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the overvoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

# BAT48 Input Undervoltage Limit Fault Control Bit (0xB8: Bit 7:6)

If the individual fault response enable/disable control bit (0xB0[7]) is "1", the device selects the fault response when BAT12 becomes lower than the second level of undervoltage threshold. If the individual fault response enable/disable control bit (0xB0[7]) is "0", the "MODE" pin setting will be used for the fault control and this register setting will be ignored.

OxB8 BIT 7	0xB8 BIT 6	DESCRIPTION
0	0	Flagging only (Default) When BAT48 input voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[7]) will be set to "1", and XSTAT_FLAG will be pulled low. The system continues to operate. No hiccup or latch-off responses.
0	1	Hiccup (Auto Restart) When BAT48 input voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[7]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will recover automatically 500ms (typical) after the undervoltage condition is removed.
1	0	Latch-Off When BAT48 input voltage becomes lower than the second undervoltage threshold, the corresponding fault status register (0xD7[7]) will be set to "1", and XSTAT_FLAG will be pulled low. At the same time, the system stops PWM switching. The PWM switching will not recover automatically when the undervoltage condition is removed. To recover the switching, toggle PWM_EN or EN.
1	1	Flagging only (same as "0,0")

# BAT12 OVERVOLTAGE THRESHOLD SETTING REGISTER (0XB9)

Definition: BAT12 input and output overvoltage first level (warning) and second level (protection) threshold setting register

Data Length in Bytes: 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A.

REGISTER NAME		BAT12 OVERVOLTAGE THRESHOLD SETTING REGISTER (0XB9)									
Format		Bit Field									
Bit Position	7	6	5	4	3	2	1	0			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Function	Rese	erved	BAT12 Overvoltage (2nd Level = Protection Level) Threshold Setting Bit			BAT12 Overvoltage (1st level = Warning Level) Threshold Setting Bit					
Default Value	0	0	0	0 0 0 0 0							

### BAT12 Overvoltage (1st Level = Warning Level) Threshold Setting Bit (0xB9: Bit 2:0)

Sets the first level (= warning level) of BAT12 overvoltage fault threshold.

0xB9 BIT 2	0xB9 BIT 1	0xB9 BIT 0	DESCRIPTION
0	0	0	115% of BAT12 target voltage (default)
0	0	1	110% of BAT12 target voltage
0	1	0	120% of BAT12 target voltage
0	1	1	125% of BAT12 target voltage
1	0	0	130% of BAT12 target voltage
1	0	1	135% of BAT12 target voltage
1	1	0	140% of BAT12 target voltage
1	1	1	145% of BAT12 target voltage

### BAT12 Overvoltage (2nd Level = Protection Level) Threshold Setting Bit (0xB9: Bit 5:3)

Sets the second level (= protection level) of BAT12 overvoltage fault threshold.

0xB9 BIT 5	OxB9 BIT 4	OxB9 BIT 3	DESCRIPTION			
0	0	0	150% of BAT12 target voltage (default)			
0	0	1	140% of BAT12 target voltage			
0	1	0	130% of BAT12 target voltage			
0	1	1	160% of BAT12 target voltage			
1	0	0	170% of BAT12 target voltage			
1	0	1	180% of BAT12 target voltage			
1	1	0	190% of BAT12 target voltage			
1	1	1	200% of BAT12 target voltage			

# BAT12 AND BAT48 UNDERVOLTAGE THRESHOLD SETTING REGISTER (0XBA)

Definition: BAT12 and BAT48 input and output undervoltage level (1st level = warning level) threshold setting register

Data Length in Bytes: 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		BAT12/BAT48 UNDERVOLTAGE THRESHOLD SETTING REGISTER (0XBA)									
Format		Bit Field									
Bit Position	7	6	5	4	3	2	1	0			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Function	Rese	Reserved         BAT48 Undervoltage (1st Level = Warning Level)         BAT2           Threshold Setting Bit         The shold Setting Bit         The shold Setting Bit					Itage (1st Level = preshold Setting	• ,			
Default Value	0	0	0	0	0	0	0	0			

### BAT12 Undervoltage (1st Level = Warning Level) Threshold Setting Bit (0xBA: Bit 2:0)

Sets the first level (= warning level) of BAT12 undervoltage fault threshold.

0xBA BIT 2	OxBA BIT 1	OxBA BIT O	DESCRIPTION
0	0	0	85% of BAT12 target voltage (default)
0	0	1	82.5% of BAT12 target voltage
0	1	0	80% of BAT12 target voltage
0	1	1	77.5% of BAT12 target voltage
1	0	0	75% of BAT12 target voltage
1	0	1	72.5% of BAT12 target voltage
1	1	0	87.5% of BAT12 target voltage
1	1	1	90% of BAT12 target voltage

#### BAT48 Undervoltage (1st Level = Warning Level) Threshold Setting Bit (0xBA: Bit 5:3)

Sets the first level (= warning level) of BAT48 undervoltage fault threshold.

OxBA BIT 5	OxBA BIT 4	OxBA BIT 3	DESCRIPTION
0	0	0	75% of BAT48 target voltage (default)
0	0	1	71% of BAT48 target voltage
0	1	0	67% of BAT48 target voltage
0	1	1	63% of BAT48 target voltage
1	0	0	58% of BAT48 target voltage
1	0	1	54% of BAT48 target voltage
1	1	0	79% of BAT48 target voltage
1	1	1	83% of BAT48 target voltage

### **BAT48 OVERVOLTAGE THRESHOLD SETTING REGISTER (0XBB)**

Definition: BAT48 input and output overvoltage (first (warning) level and second (protection) level) threshold setting register

Data Length in Bytes: 1

Data Format: Bit Field

 $\textbf{Typical:} \ \mathsf{R}/\mathsf{W}$ 

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		BAT48 OVEF	BAT48 OVERVOLTAGE THRESHOLD SETTING REGISTER (0XBB)					
Format				Bit Field				
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Reserved		Reserved BAT48 Overvoltage (2nd Level = Protection Level) Threshold Setting Bit		BAT48 Overvoltage (1st Level = Warning Level) Threshold Setting Bit			
Default Value	0	0	0	0	0	0	0	0

### BAT48 Overvoltage (1st Level = Warning Level) Threshold Setting Bit (0xBB: Bit 2:0)

Sets the first level (= warning level) of BAT48 overvoltage fault threshold.

0xBB BIT 2	0xBB BIT 1	OxBB BIT 0	DESCRIPTION
0	0	0	108% of BAT48 target voltage (default)
0	0	1	110% of BAT48 target voltage
0	1	0	113% of BAT48 target voltage
0	1	1	117% of BAT48 target voltage
1	0	0	121% of BAT48 target voltage
1	0	1	125% of BAT48 target voltage
1	1	0	106% of BAT48 target voltage
1	1	1	104% of BAT48 target voltage

### BAT48 Overvoltage (2nd Level = Protection Level) Threshold Setting Bit (0xBB: Bit 5:3)

Sets the second level (= protection level) of BAT48 Overvoltage fault threshold.

OxBB BIT 5	OxBB BIT 4	OxBB BIT 3	DESCRIPTION
0	0	0	125% of BAT48 target voltage (default)
0	0	1	129% of BAT48 target voltage
0	1	0	133% of BAT48 target voltage
0	1	1	138% of BAT48 target voltage
1	0	0	142% of BAT48 target voltage
1	0	1	146% of BAT48 target voltage
1	1	0	150% of BAT48 target voltage
1	1	1	121% of BAT48 target voltage

# **INDIVIDUAL PHASE REMOVAL CONTROL REGISTER (0XBC)**

Definition: Individual phase removal control register

Data Length in Bytes: 1

Data Format: Bit Field

 $\textbf{Typical:} \ \mathsf{R}/\mathsf{W}$ 

Protectable: Yes

# Default Value: 00h

Units: N/A

REGISTER NAME		INDIVIDUAL PHASE REMOVAL CONTROL REGISTER (0XBC)						
Format				Bit Fiel	d			
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	V6/V12 UV/OV Detection Enable/Disable Control Bit	Reserved	Disable Phase 6	Disable Phase 5	Disable Phase 4	Disable Phase 3	Disable Phase 2	Disable Phase 1
Default Value	0	0	0	0	0	0	0	0

### Phase-1 PWM Operation Enable/Disable Control Bit (0xBC: Bit 0)

Disable (remove) Phase-1 PWM operation when desired.

OxBC BIT 0	DESCRIPTION
0	Enable PWM operation of Phase-1 (default)
1	Disable (remove) Phase-1

### Phase-2 PWM Operation Enable/Disable Control Bit (0xBC: Bit 1)

Disable (remove) Phase-2 PWM operation when desired.

OxBC BIT 1	DESCRIPTION
0	Enable PWM operation of Phase-2 (default)
1	Disable (remove) Phase-2

### Phase-3 PWM Operation Enable/Disable Control Bit (0xBC: Bit 2)

Disable (remove) Phase-3 PWM operation when desired.

OxBC BIT 2	DESCRIPTION
0	Enable PWM operation of Phase-3 (default)
1	Disable (remove) Phase-3

#### Phase-4 PWM Operation Enable/Disable Control Bit (0xBC: Bit 3)

Disable (remove) Phase-4 PWM operation when desired.

OxBC BIT 3	DESCRIPTION
0	Enable PWM operation of Phase-4 (default)
1	Disable (remove) Phase-4

### Phase-5 PWM Operation Enable/Disable Control Bit (0xBC: Bit 4)

Disable (remove) Phase-5 PWM operation when desired.

OxBC BIT 4	DESCRIPTION
0	Enable PWM operation of Phase-5 (default)
1	Disable (remove) Phase-5

#### Phase-6 PWM Operation Enable/Disable Control Bit (0xBC: Bit 5)

Disable (remove) Phase-6 PWM operation when desired.

OxBC BIT 5	DESCRIPTION
0	Enable PWM operation of Phase-6 (default)
1	Disable (remove) Phase-6

#### V6/V12 Overvoltage/Undervoltage Detection Enable/Disable Control Bit (0xBC: Bit 7)

Selects to enable or disable the V6/V12 overvoltage and undervoltage detection. V6 and V12 OV/UV are functional, but are not reported in the register.

OxBC BIT 7	DESCRIPTION	
0	Enable V6/V12 OV/UV detection (default)	
1	Disable V6/V12 OV/UV detection	

### **SERIOUS FAULT RESPONSE CONTROL REGISTER (0XBD)**

**Definition:** Serious fault response control register

Data Length in Bytes: 1 Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		SERIOUS FAULT RESPONSE CONTROL REGISTER (OXBD) Bit Field								
Format										
Bit Position	7	6	5	4	3	2	1	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Function		Buck Mode BAT48 Short to GND Fault Response Control		Buck Mode Low-Side FET Short Fault Response Control	Reserved	Buck Mode BAT12 Short to GND Fault Response Control	Boost Mode High-Side FET Short Fault Response Control	Buck Mode High-Side FET Short Fault Response Control		
Default Value	0	0	0	0	0	0	0	0		

NOTE: The ISL78226 detects potential serious fault conditions, such as external power MOSFET shorts, by monitoring the input/output voltages and continuous overcurrent situations. If a potential serious fault has been detected, the ISL78226 stops the PWMx outputs, which stops the converter, pulls down the "XSYS\_FAIL" pin, and turns off the system immediately by using the external shutdown circuit. Even with this fault detection, however, there will be a delay of a few switching cycles as the fault conditions are being determined. Therefore, this function is recommended for use as a supplemental fault detector rather than a primary fault detector.

#### Buck Mode High-Side MOSFET Short Fault Response Control Bit (0xBD: Bit 0)

Set the XSYS\_FAIL function when detecting the potential short of high-side MOSFET in Buck mode operation.

OxBD BIT 0	DESCRIPTION
0	Pull down XSYS_FAIL when the potential high-side MOSFET short is detected in Buck mode (default). PWM switching will stop immediately and latched-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential high-side MOSFET short is detected in Buck mode. PWM switching shut off or keep running will depend on the related fault (OC2, BAT12 UV) response settings.

#### Boost Mode High-Side MOSFET Short Fault Response Control Bit (0xBD: Bit 1)

Set the XSYS\_FAIL function when detecting the potential short of high-side MOSFET in Boost mode operation.

OxBD BIT 1	DESCRIPTION
	Pull down XSYS_FAIL when the potential high-side MOSFET short is detected in Boost mode (default). PWM switching will stop immediately and latched-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential high-side MOSFET short is detected in Buck mode. PWM switching shut off or keep running will depend on the related fault (OC2, BAT48 UV, BAT12 OV) response settings.

#### Buck Mode BAT12 Short to GND Fault Response Control Bit (0xBD: Bit 2)

Set the XSYS\_FAIL function when detecting the potential short of high-side MOSFET in Buck mode operation.

OxBD BIT 2	DESCRIPTION
0	Pull down XSYS_FAIL when the potential short of BAT12 to GND is detected in Buck mode (default). PWM switching will stop immediately and latch-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential short of BAT12 to GND is detected in Buck mode. PWM switching shut off or keep running will depend on the related fault (NOC, BAT12 UV) response settings.

#### Buck Mode Low-Side MOSFET Short Fault Response Control Bit (0xBD: Bit 4)

Set the XSYS\_FAIL function when detecting the potential short of low-side MOSFET in Buck mode operation.

OxBD BIT 4	DESCRIPTION
0	Pull down XSYS_FAIL when the potential low-side MOSFET short is detected in Buck mode (default). PWM switching will stop immediately and latch-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential low-side MOSFET short is detected in Buck mode. PWM switching shut off or keep running will depend on the related fault (NOC, BAT12 UV) response settings.

#### Boost Mode Low-Side MOSFET Short Fault Response Control Bit (0xBD: Bit 5)

Set the XSYS\_FAIL function when detecting the potential short of low-side MOSFET in Boost mode operation.

OxBD BIT 5	DESCRIPTION
0	Pull down XSYS_FAIL when the potential low-side MOSFET short is detected in Boost mode (default). PWM switching will stop immediately and latch-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential low-side MOSFET short is detected in Boost mode. PWM switching shut off or keep running will depend on the related fault (OC2, BAT12 UV) response settings.

#### Buck Mode BAT48 Short to GND Fault Response Control Bit (0xBD: Bit 6)

Set the XSYS\_FAIL function when detecting the potential short of BAT48 to GND in Buck mode operation.

OxBD BIT 6	DESCRIPTION
0	Pull down XSYS_FAIL when the potential short of BAT48 to GND is detected in Buck mode (default). PWM switching will stop immediately and latch-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential short of BAT48 to GND is detected in Buck mode. PWM switching shut off or keep running will depend on the related fault (OC2, BAT12 UV) response settings.

#### Boost Mode BAT48 Short to GND Fault Response Control Bit (0xBD: Bit 7)

Set the XSYS\_FAIL function when detecting the potential short of high-side MOSFET in Buck mode operation.

OxBD BIT 7	DESCRIPTION
0	Pull down XSYS_FAIL when the potential short of BAT48 to GND is detected in Buck mode (default). PWM switching will stop immediately and latch-off. To restart, toggle EN or PWM_EN.
1	Do not pull down XSYS_FAIL when the potential short of BAT48 to GND is detected in Buck mode. PWM switching shut off or keep running will depend on the related fault (OC2, BAT12 UV) response settings.

# MINIMUM ON-TIME, CURRENT BALANCING SETTING REGISTER (0XBE)

Definition: Minimum on-time setting and current balance enable/disable control register

Data Length in Bytes: 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		MI	NIMUM ON-TI	ME, CURRE	NT BALANCE SE	TTING REGIST	ER (OxBE)	
Format					Bit Field			
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function		Rese	erved		Current Enable/Disat	Balance le Control Bits		me Setting Bits
Default Value	0	0	0	0	0	0	0	0

### Minimum On-Time Setting Bits (0xBE: Bit 1:0)

Sets the minimum on-time of PWM output pulses (minimum high-side FET on-time for Buck mode and minimum low-side FET on-time for Boost mode).

OxBE BIT1	OxBE BITO	DESCRIPTION
0	0	340ns (default)
0	1	280ns
1	0	220ns
1	1	180ns

#### Current Balancing Circuit Enable/Disable Control Bits (0xBE: Bit 3:2)

Enable or Disable the current balancing circuit within the device and between the devices.

OxBE BIT3	OxBE BIT2	DESCRIPTION
0	0	Disable the current balancing both within and between the devices (default).
0	1	Enable current balancing within the device, but disable the current balancing between the devices.
1	0	Disable the current balancing within the device and enable the current balancing between the devices.
1	1	Enable the current balancing both within and between the devices

# **MAXIMUM ON-DUTY SETTING REGISTER (0XBF)**

**Definition:** Maximum on-duty setting register

Data Length in Bytes: 1

Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		MAXIMUM ON-DUTY SETTING REGISTER (0xBF)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function		Reserved Maximum On-Duty Settin				tting Bits		
Default Value	0	0	0	0	0	0	0	0

### Maximum On-Duty Setting Bits (0xBF: Bit 2:0)

Sets the maximum on-duty of the main switching FET (maximum on-duty of high-side FET for Buck mode and maximum on duty of lowside FET for Boost mode. This register also sets the maximum on-time duty ratio for the fly back controller.

OxBF BIT2	OxBF BIT1	OxBF BITO	DESCRIPTION
0	0	0	91.7% (default)
0	0	1	95.8%
0	1	0	87.5%
0	1	1	83.3%
1	0	0	79.2%
1	0	1	75.0%
1	1	0	Not assigned
1	1	1	Not assigned

### **BOOT REFRESH CONTROL REGISTER (0XEC)**

Definition: Boot refresh control register/phase drop enable blanking time control register

Data Length in Bytes: 1 Data Format: Bit Field

Data Format: Dit

Typical: R/W

Protectable: Yes

# Default Value: 00h

Units: N/A

REGISTER NAME		BOOT REFRESH CONTROL REGISTER (0xEC)							
Format		Bit Field							
Bit Position	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	Reserved	Phase Drop Enable Blank Time After Phase-Added	Reserved	Boot Refresh Pulse Count	Boot Refresh Pulse Width Control Bit	Boot Refresh Interval Control Bits			
Default Value	0	0	0	0	0	0	0	0	

### Boot Refresh Interval Setting Bits (0xEC: Bit 2:0)

Sets the interval of boot refresh pulses.

OxEC BIT 2	OxEC BIT 1	OxEC BIT 0	DESCRIPTION
0	0	0	500µs (default)
0	0	1	100µs
0	1	0	200µs
0	1	1	300µs
1	0	0	750µs
1	0	1	1ms
1	1	0	1.5ms
1	1	1	2ms

#### Boot Refresh Pulse Width Setting Bit (0xEC: Bit 3)

Sets the boot refresh pulse width.

OxEC BIT 3	DESCRIPTION
0	1/12 of PWM pulse period (default)
1	1/6 of PWM pulse period

#### **Boot Refresh Pulse Count (0xEC: Bit 4)**

Sets the boot refresh pulse count.

OxEC BIT 4	DESCRIPTION					
0	3 pulses at initial startup, 4 pulses during startup, phase drop, and pulse skipping					
1	16 pulses at initial startup, 8 pulses during startup, phase drop, and pulse skipping					

#### Phase Drop Enable Blanking Time after Phase-Add (0xEC: Bit 6)

Sets blanking time to re-enable phase drop after phase add.

OxEC BIT 6	DESCRIPTION
0	1.5ms (default)
1	10ms

# CCL/ACL THRESHOLD CONTROL REGISTER (0XED)

Definition: Constant Current Control Loop (CCL) kick-in threshold and Average Current Limit (ACL) kick-in threshold control register

Data Length in Bytes: 1

Data Format: Bit Field

 $\textbf{Typical:} \ \mathsf{R}/\mathsf{W}$ 

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME		CCL/ACL THRESHOLD CONTROL REGISTER (0xED)							
Format		Bit Field							
Bit Position	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	Rese	Reserved		ACL Threshold Setting Bits			CCL Threshold Setting Bits		
Default Value	0	0	0	0	0	0	0	0	

# Constant Current Control Loop (CCL) Kick-in Threshold Setting Bits (0xED: Bit 2:0)

Sets the CCL kick-in threshold voltage.

OxED BIT2	OxED BIT1	OxED BITO	DESCRIPTION
0	0	0	2.4V (default)
0	0	1	2.3V
0	1	0	2.2V
0	1	1	2.1V
1	0	0	2.0V
1	0	1	1.9V
1	1	0	1.8V
1	1	1	1.7V

### Average Current Limit (ACL) Kick-in Threshold Setting Bits (0xED: Bit 5:3)

Sets the CCL kick-in threshold voltage.

OxED BIT5	OxED BIT4	OxED BIT3	DESCRIPTION
0	0	0	2.7V (default)
0	0	1	2.6V
0	1	0	2.5V
0	1	1	2.4V
1	0	0	2.3V
1	0	1	2.2V
1	1	0	2.1V
1	1	1	2.0V

# WRITE\_PROTECT (10h)

**Definition:** This command is used to control writing to the ISL78226. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate changes to a device's configuration or operation. All supported commands may have their parameters read, regardless of the WRITE\_PROTECT settings.

Data Length in Bytes: 1 Data Format: Bit Field

Typical: R/W Byte

Protectable: Yes

Default Value: 00h

Units: N/A

COMMAND		WRITE_PROTECT (0x10)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Register Write Enable/Disable Control Bits				Reserved			
Default Value	0	0	0	0	0	0	0	0

#### Register Write Enable/Disable Control Bit (0x10: Bit 7)

Enable/disable register access.

0x10 BIT 7	DESCRIPTION				
0	inable writes to all registers				
1	Disable all writes to the registers except to the WRITE_PROTECT command (default)				



# **Status Registers**

Status registers indicate the operation and error status of the device. An external MCU can poll the status any time to confirm the operation status of the device. Also, when any fault condition is detected, the XSTAT\_FLAG pin will be pulled down to notice the event of a fault to external MCU. Following the XSTAT\_FLAG low signal, the MCU can find the fault location by reading the Fault Index register (0xCO) and the corresponding resistors that are indicated by the Fault Index register. The fault flag initiated at the Fault Status registers are kept until it is cleared by the "Clear All" command or by overriding the same value to the target register by the external MCU. To clear the faults, the Write Protection control bit must be set to "Write Enable" before sending the "Clear All" command or overriding the same value to the target register.

### **FAULT INDEX REGISTER (0XC0)**

**Definition:** Indicates the register location having the fault flags.

Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME	FAULT INDEX REGISTER (0xC0)								
Format		Bit Field							
Bit Position	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	XSTAT_FLAG flag indicator	Fault on "Fault Status Register-7" (0xD8)	Fault on "Fault Status Register-6" (0xD7)	Fault on "Fault Status Register-5" (0xD6)	Fault on "Fault Status Register-4" (0xD5)	Fault on "Fault Status Register-3" (0xD4)	Fault on "Fault Status Register-2" (0xD3)	Fault on "Fault Status Register-1" (0xD2)	
Default Value	0	0	0	0	0	0	0	0	

### Fault Indicator - Fault on "Fault Status Register-1 (0xD2)" (0xC0: Bit 0)

Indicates one or more faults are detected at "Fault Status Register-1 (0xD2)" if this bit is set to "1".

OxCO BIT O	DESCRIPTION
0	OK: No fault at "Fault Status Register-1 (0xD2)"
1	Faults are detected at "Fault Status Register-1 (0xD2)"

#### Fault Indicator - Fault on "Fault Status Register-2 (0xD3)" (0xC0: Bit 1)

Indicates one or more faults are detected at "Fault Status Register-2 (0xD3)" if this bit is set to "1".

0xC0 BIT 1	DESCRIPTION
0	OK: No fault at "Fault Status Register-2 (0xD3)"
1	Faults are detected at "Fault Status Register-2 (0xD3)"

#### Fault Indicator - Fault on "Fault Status Register-3(0xD4)" (0xC0: Bit 2)

Indicates one or more faults are detected at "Fault Status Register-3 (0xD4)" if this bit is set to "1".

0xC0 BIT 2	DESCRIPTION
0	OK: No fault at "Fault Status Register-3 (0xD4)"
1	Faults are detected at "Fault Status Register-3 (0xD4)"

### Fault Indicator - Fault on "Fault Status Register-4 (0xD5)" (0xC0: Bit 3)

Indicates one or more faults are detected at "Fault Status Register-4 (0xD5)" if this bit is set to "1".

0xC0 BIT 3	DESCRIPTION		
0	OK: No fault at "Fault Status Register-4 (0xD5)"		
1	Faults are detected at "Fault Status Register-4 (0xD5)"		



### Fault Indicator - Fault on "Fault Status Register-5 (0xD6)" (0xC0: Bit 4)

Indicates one or more faults are detected at "Fault Status Register-5 (0xD6)" if this bit is set to "1".

OxCO BIT 4	DESCRIPTION			
0	OK: No fault at "Fault Status Register-5 (0xD6)"			
1	Faults are detected at "Fault Status Register-5 (0xD6)"			

#### Fault Indicator - Fault on "Fault Status Register-6 (0xD7)" (0xC0: Bit 5)

Indicates one or more faults are detected at "Fault Status Register-6 (0xD7)" if this bit is set to "1".

OxCO BIT 5	DESCRIPTION			
0	OK: No fault at "Fault Status Register-6 (0xD7)"			
1	Faults are detected at "Fault Status Register-6 (0xD7)"			

### Fault Indicator - Fault on "Fault Status Register-7 (0xD8)" (0xC0: Bit 6)

Indicates one or more faults are detected at "Fault Status Register-7 (0xD8)" if this bit is set to "1".

OxCO BIT 6	DESCRIPTION
0	OK: No fault at "Fault Status Register-7 (0xD8)"
1	Faults are detected at "Fault Status Register-7 (0xD8)"

#### Alert Flag Indicator (0xC0: Bit 7)

Indicates the fault is detected and the XSTAT\_FLAG pin becomes "low" if this bit is set to "1".

OxCO BIT 7	DESCRIPTION
0	OK: No fault in the system
1	Faults are detected and XSTAT_FLAG pin pulled low.

### FAULT STATUS REGISTER-1 (0XD2)

Definition: Fault Status Register-1 - BAT12/BAT48 overvoltage and undervoltage fault (warning level) status register

Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME		FAULT STATUS REGISTER-1 (0xD2)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	BAT48 Input Undervoltage	BAT48 Input Overvoltage	BAT48 Output Undervoltage	BAT48 Output Overvoltage	BAT12 Input Undervoltage	BAT12 Input Overvoltage	BAT12 Output Undervoltage	BAT12 Output Overvoltage
Default Value	0	0	0	0	0	0	0	0

#### BAT12 Output Overvoltage (Warning Level) Flag (0xD2: Bit 0)

The device detected BAT12 output overvoltage fault (warning level) in Buck mode.

0xD2 BIT 0	DESCRIPTION			
0	OK: No BAT12 output overvoltage fault			
1	BAT12 output overvoltage fault (warning level) is detected			

#### BAT12 Output Undervoltage (Warning Level) Flag (0xD2: Bit 1)

The device detected BAT12 output undervoltage fault (warning level) in Buck mode.

0xD2 BIT 1	DESCRIPTION			
0	OK: No BAT12 output undervoltage fault			
1	BAT12 output undervoltage fault (warning level) is detected			

#### BAT12 Input Overvoltage (Warning Level) Flag (0xD2: Bit 2)

The device detected BAT12 input overvoltage fault (warning level) in Boost mode.

0)	OxD2 BIT 2 DESCRIPTION	
	0 OK: No BAT12 input overvoltage fault	
	1 BAT12 input overvoltage fault (warning level) is detected	

#### BAT12 Input Undervoltage (Warning Level) Flag (0xD2: Bit 3)

The device detected BAT12 input undervoltage fault (warning level) in Boost mode.

0xD2 BIT 3	DESCRIPTION	
0	K: No BAT12 input undervoltage fault	
1         BAT12 input undervoltage fault (warning level) is detected		

#### BAT48 Output Overvoltage (Warning Level) Flag (0xD2: Bit 4)

The device detected BAT48 output overvoltage fault (warning level) in Boost mode.

0xD2 BIT 4	DESCRIPTION	
0	K: No BAT48 output overvoltage fault	
1 BAT48 output overvoltage fault (warning level) is detected		

#### BAT48 Output Undervoltage (Warning Level) Flag (0xD2: Bit 5)

The device detected BAT48 output undervoltage fault (warning level) in Boost mode.

0xD2 BIT 5	DESCRIPTION		
0	K: No BAT48 output undervoltage fault		
1	BAT48 output undervoltage fault (warning level) is detected		

#### BAT48 Input Overvoltage (Warning Level) Flag (0xD2: Bit 6)

The device detected BAT48 input overvoltage fault (warning level) in Buck mode.

0xD2 BIT 6	DESCRIPTION	
0	K: No BAT48 input overvoltage fault	
1	1 BAT48 input overvoltage fault (warning level) is detected	

#### BAT48 Input Undervoltage (Warning Level) Flag (0xD2: Bit 7)

The device detected BAT48 Input Undervoltage fault (warning level) in Boost mode.

0xD2 BIT 7 DESCRIPTION	
0	OK: No BAT48 input undervoltage fault
1 BAT48 input undervoltage fault (warning level) is detected	

### **FAULT STATUS REGISTER-2 (0XD3)**

**Definition:** Fault Status Register-2 –  $V_{IN}$  V6 V12 Flyback fault status register

Data Length in Bytes: 1

Data Format: Bit Field

 $\textbf{Typical:} \ \mathsf{R}/\mathsf{W}$ 

Protectable: Yes

Default Value: 00h

Units: N/A

REGISTER NAME	FAULT STATUS REGISTER-2 (0xD3)							
Format				Bit	Field			
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	POR	BAT12 UVLO	V <sub>IN</sub> Overvoltage	Flyback Switch Overcurrent	V12 Undervoltage	V12 Overvoltage	V6 Undervoltage	V6 Overvoltage
Default Value	0	0	0	0	0	0	0	0

#### V6 Overvoltage Flag (0xD3: Bit 0)

The device detected V6 overvoltage fault.

0xD3 BIT0	DESCRIPTION
0	OK: Not V6 overvoltage.
1	V6 overvoltage fault is detected.

#### V6 Undervoltage Flag (0xD3: Bit 1)

The device detected V6 undervoltage fault.

0xD3 BIT 1	DESCRIPTION
0	OK: No V6 undervoltage fault.
1	V6 undervoltage fault is detected.

#### V12 Overvoltage Flag (0xD3: Bit 2)

The device detected V12 overvoltage fault.

0xD3 BIT 2	DESCRIPTION	
0	OK: Not V12 overvoltage.	
1	V12 overvoltage fault is detected.	

### V12 Undervoltage Flag (0xD3: Bit 3)

The device detected V12 undervoltage fault.

0xD3 BIT 3	DESCRIPTION	
0	OK: No V12 undervoltage fault.	
1	V12 undervoltage fault is detected.	

# Flyback Primary side Overcurrent Flag (0xD3: Bit 4)

The device detected overcurrent at Flyback primary side.

0xD3 BIT 4	DESCRIPTION	
0	DK: Flyback switching current is okay.	
1	Overcurrent is detected at Flyback primary side.	

### V<sub>IN</sub> Overvoltage Flag (0xD3: Bit 5)

The device detected  $\ensuremath{V_{\text{IN}}}$  undervoltage fault.

0xD3 BIT 5	DESCRIPTION	
0	OK: V <sub>IN</sub> is lower than overvoltage threshold.	
1	V <sub>IN</sub> Voltage is higher than overvoltage threshold.	

### BAT12 UVLO Flag (0xD3: Bit 6)

BAT12 at current-sense amplifier input voltage is lower than UVLO threshold.

0xD3 BIT 6	DESCRIPTION		
0	(: BAT12 is higher than UVLO threshold.		
1	BAT12 is lower than UVLO threshold.		

#### POR Flag (0xD3: Bit 7)

The device detected Power-On Reset (POR) condition.

0xD3 BIT 7	DESCRIPTION
0	OK: Normal operation
	Detected POR condition. External MCU needs to load the control registers value if this bit is high. After completion of data loading of control registers, need to clear this flag.

# FAULT STATUS REGISTER-3 (0XD4)

Definition: Fault Status Register-3 LDO output fault status register

Data Length in Bytes: 1
Data Format: Bit Field
Typical: R/W
Protectable: Yes
Default Value: 00h
Units: N/A
REGISTER NAME

REGISTER NAME	FAULT STATUS REGISTER-3 (0xD4)							
Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Reserved		MCULDO Undervoltage	MCULDO Overvoltage		Reserved		PVCC Power-Good
Default Value	0	0	0	0	0	0	0	0

------

# PVCC Power-Good Flag (0xD4: Bit 0)

Indicates whether PVCC/VCC is in normal operation range or not.

OxD4 BIT O	DESCRIPTION	
0	PVCC is okay (4.8V < PVCC < 5.6V).	
1	PVCC is out of target range.	

### MCULDO Overvoltage Fault Flag (0xD4: Bit 4)

The device detected MCULDO overvoltage fault.

OxD4 BIT 4	DESCRIPTION	
0	K: MCULDO is not overvoltage.	
1	MCULDO overvoltage condition detected.	

### MCULDO Undervoltage Fault Flag (0xD4: Bit 5)

The device detected MCULDO undervoltage fault.

0xD4 BIT 5	DESCRIPTION	
0	OK: MCULDO is not undervoltage	
1	MCULDO undervoltage condition detected	

# **FAULT STATUS REGISTER-4 (0XD5)**

**Definition:** Fault Status Register-4 overcurrent and thermal fault status register

Data Length in Bytes: 1 Data Format: Bit Field

Typical: R/W

Protectable: Yes

Default Value: 00h

Units: N/A.

REGISTER NAME	FAULT STATUS REGISTER-4 (0xD5)							
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Thermal Protection	Reserved	AOCP Fault	CCL Operation	Reserved	NOC at PWMx	OC2 Fault at PWMx	OC1 at PWMx
Default Value	0	0	0	0	0	0	0	0

#### OC1 Flag (0xD5: Bit 0)

Indicates whether cycle-by-cycle Overcurrent 1 condition is detected or not.

When this flag is altered, OC1 has occurred and the phase location can be obtained by reading Fault Status Register-10 (0xD9).

0xD5 BIT 0	DESCRIPTION
0	OK: OC1 is not detected.
1	OC1 is detected at PWMx.

#### OC2 Fault Flag (0xD5: Bit 1)

Indicates whether cycle-by-cycle Overcurrent 2 (0C2) condition is detected or not.

When this flag is altered, OC2 has occurred and the phase location can be obtained by reading Fault Status Register-11 (0xDA).

0xD5 BIT 1	DESCRIPTION
0	OK: OC2 is not detected.
1	OC2 is detected at PWMx.

### NOC Fault Flag (0xD5: Bit 2)

Indicates whether Negative Overcurrent (NOC) condition is detected or not.

When this flag is altered, NOC has occurred and the phase location can be obtained by reading Fault Status Register-10 (0xD9).

0xD5 BIT 2	DESCRIPTION
0	OK: NOC is not detected.
1	NOC is detected at PWMx.

### CCL Operation Indicator (0xD5: Bit 4)

Indicates the device is operating in Constant Current Control Loop (CCL) mode.

0xD5 BIT 4	DESCRIPTION		
0	Not in CCL operation. (Constant Voltage Output).		
1	Device is operating in CCL mode.		

### AOCP Fault Flag (0xD5: Bit 5)

Indicates the device detected Average Current Limit Protection (AOCP) fault.

0xD5 BIT 5	DESCRIPTION
0	OK: AOCP is not detected.
1	AOCP fault is detected.

#### Thermal Protection Fault Flag (0xD5: Bit 7)

Indicates the device has detected a thermal protection condition ( $T_J > 150$  °C).

0xD5 BIT 7	DESCRIPTION	
0	OK: Normal temperature range. (T <sub>J</sub> > 150 °C).	
1	Thermal Protection condition ( $T_J > 150$ °C) is detected.	

### **FAULT STATUS REGISTER-5 (0XD6)**

Definition: Serious overcurrent fault status register Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A REGISTER NAME

REGISTER NAME		FAULI STATUS REGISTER-5 (0206)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Reserved			Continuous NCO	Reserved	Continuous 0C2	Rese	erved
Default Value	0	0	0	0	0	0	0	0

FALLET STATUS PEGISTER-5 (OVD6)

### Continuous OC2 Fault Flag (0xD6: Bit 2)

Indicates OC2 condition has continuously occurred and turned off the external FETs.

Potentially, the high-side NMOS is shorted in Buck mode, low-side NMOS is shorted in Boost mode, or BAT12 is shorted to GND in Buck mode.

0xD6 BIT 2	DESCRIPTION			
0	OK: No continuous OC2 condition is detected.			
1	OC2 condition is continuously detected for more than three clock cycles and has turned off the external MOSFETs.			



#### Continuous NOC Fault Flag (0xD6: Bit 4)

Indicates NOC condition has continuously occurred and turned off the external FETs.

Potentially, the low-side NMOS is shorted in Buck mode, high-side NMOS is shorted in Boost mode, or BAT48 is shorted to GND in Boost mode.

0xD6 BIT 4	DESCRIPTION		
0	OK: No continuous NOC condition is detected.		
1	OC condition is continuously detected for more than three clock cycles and has turned off the external MOSFETs.		

# FAULT STATUS REGISTER-6 (0XD7)

**Definition:** Fault Status Register-6 – BAT12/BAT48 overvoltage and undervoltage limit fault (protection level) status register **Data Length in Bytes:** 1

Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME		FAULT STATUS REGISTER-6 (0xD7)						
Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	BAT48 Input Undervoltage Limit	BAT48 Input Overvoltage Limit	BAT48 Output Undervoltage Limit	BAT48 Output Overvoltage Limit	BAT12 Input Undervoltage Limit	BAT12 Input Overvoltage Limit	BAT12 Output Undervoltage Limit	BAT12 Output Overvoltage Limit
Default Value	0	0	0	0	0	0	0	0

### BAT12 Output Overvoltage Limit (Protection Level) Fault Flag (0xd7: Bit 0)

The device detected BAT12 output overvoltage limit fault (protection level) in Buck mode.

0xD7 BIT 0	DESCRIPTION		
0	No BAT12 output overvoltage limit fault .		
1	BAT12 output overvoltage limit fault (protection level) is detected.		

#### BAT12 Output Undervoltage Limit (Protection Level) Fault Flag (0xD7: Bit 1)

The device detected BAT12 output undervoltage limit fault (protection level) in Buck mode.

0xD7 BIT 1	DESCRIPTION		
0	OK: No BAT12 output undervoltage limit fault.		
1	BAT12 output undervoltage limit fault (protection level) is detected.		

#### BAT12 Input Overvoltage Limit (Protection Level) Fault Flag (0xD7: Bit 2)

The device detected BAT12 Input Overvoltage Limit Fault (protection level) in Boost mode.

0xD7 BIT 2	DESCRIPTION		
0	OK: No BAT12 input overvoltage limit fault.		
1	BAT12 input overvoltage limit fault (protection level) is detected.		

#### BAT12 Input Undervoltage Limit (Protection Level) Fault Flag (0xD7: Bit 3)

The device detected BAT12 Input Undervoltage Limit Fault (protection level) in Boost mode.

0xD7 BIT 3	DESCRIPTION			
0	K: No BAT12 input undervoltage limit fault.			
1	BAT12 input undervoltage limit fault (protection level) is detected.			



#### BAT48 Output Overvoltage Limit (Protection Level) Fault Flag (0xD7: Bit 4)

The device detected BAT48 output overvoltage limit fault (protection level) in Boost mode.

0xD7 BIT 4	DESCRIPTION			
0	K: No BAT48 output overvoltage limit fault.			
1	BAT48 output overvoltage limit fault (protection level) is detected.			

#### BAT48 Output Undervoltage Limit (Protection Level) Fault Flag (0xD7: Bit 5)

The device detected BAT48 output undervoltage limit fault (protection level) in Boost mode.

0xD7 BIT 5	DESCRIPTION			
0	OK: No BAT48 output undervoltage limit fault.			
1	BAT48 output undervoltage limit fault (protection level) is detected.			

#### BAT48 Input Overvoltage Limit (Protection Level) Fault Flag (0xD7: Bit 6)

The device detected BAT48 input overvoltage limit fault (protection level) in Buck mode.

0xD7 BIT 6	DESCRIPTION
0	OK: No BAT48 input overvoltage limit fault.
1	BAT48 input overvoltage limit fault (protection level) is detected.

### BAT48 Input Undervoltage Limit (Protection Level) Fault Flag (0xD7: Bit 7)

The device detected BAT48 input undervoltage limit fault (protection level) in Boost mode.

0xD7 BIT 7	DESCRIPTION			
0	OK: No BAT48 input undervoltage limit fault.			
1	BAT48 input undervoltage limit fault (protection level) is detected.			

### **FAULT STATUS REGISTER-7 (0XD8)**

**Definition:** Fault Status Register-7 potential serious fault status register **Data Length in Bytes:** 1

Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME	FAULT STATUS REGISTER-7 (0xD8)							
Format				Bit Field				
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Reserved			Flyback NMOS Short	BAT48 Short to GND	Low-Side NMOS Short	BAT12 Short to GND	High-Side NMOS Short
Default Value	0	0	0	0	0	0	0	0

#### Potential High-Side NMOS Short Flag (0xD8: Bit 0)

The device detected the potential external high-side NMOS short.

0xD8 BIT 0	DESCRIPTION
0	High-side NMOS not shorted
1	Potentially high-side NMOS is shorted

### Potential BAT12 Short to GND Flag (0xD8: Bit 1)

The device detected the potential short of BAT12 to GND.

0xD8 BIT 1	DESCRIPTION
0	BAT12 is not shorted to GND.
1	Potentially BAT12 is shorted to GND.

#### Potential Low-Side NMOS Short Flag (0xD8: Bit 2)

The device detected the potential external low-side NMOS short.

0xD8 BIT 2	DESCRIPTION			
0	Low-side NMOS not shorted.			
1	Potentially low-side NMOS is shorted.			

#### Potential BAT48 Short to GND Flag (0xD8: Bit 3)

The device detected the potential short of BAT48 to GND.

0xD8 BIT 3	DESCRIPTION
0	BAT48 is not shorted to GND.
1	Potentially BAT48 is shorted to GND.

#### Potential Switching NMOS Short at Flyback Flag (0xD8: Bit 4)

The device detected the potential short of switching NMOS of Flyback.

0xD8 BIT 4	DESCRIPTION
0	Flyback NMOS is not shorted.
1	Potentially Flyback NMOS is shorted.

### **FAULT STATUS REGISTER-8 (0XD9)**

**Definition:** Fault Status Register-8 – 0C1 or NOC fault channel indicator register

Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME			F/	FAULT STATUS REGISTER-8 (0xD9)				
Format				Bit Field				
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Reserved		OC1 or NOC at Phase-6	OC1 or NOC at Phase-5	OC1 or NOC at Phase-4	OC1 or NOC at Phase-3	OC1 or NOC at Phase-2	OC1 or NOC at Phase-1
Default Value	0	0	0	0	0	0	0	0

### OC1 or NOC at Phase-1 Indicator (0xD9: Bit 0)

The device detected the OC1 or NOC condition at Phase-1.

0xD9 BIT 0	DESCRIPTION
0	OK: No OC1 or NOC condition is detected.
1	OC1 or NOC is detected at Phase-1.

### OC1 or NOC at Phase-2 Indicator (0xD9: Bit 1)

The device detected the OC1 or NOC condition at Phase-2.

0xD9 BIT 1	DESCRIPTION			
0	OK: No OC1 or NOC condition is detected.			
1	OC1 or NOC is detected at Phase-2.			

#### **OC1 or NOC at Phase-3 Indicator (0xD9: Bit 2)**

The device detected the OC1 or NOC condition at Phase-3.

0xD9 BIT 2	DESCRIPTION
0	OK: No OC1 or NOC condition is detected.
1	OC1 or NOC is detected at Phase-3.

#### OC1 or NOC at Phase-4 Indicator (0xD9: Bit 3)

The device detected the OC1 or NOC condition at Phase-4.

0xD9 BIT 3	DESCRIPTION				
0	OK: No OC1 or NOC condition is detected.				
1	OC1 or NOC is detected at Phase-4.				

#### OC1 or NOC at Phase-5 Indicator (0xD9: Bit 4)

The device detected the OC1 or NOC condition at Phase-5.

0xD9 BIT 4	DESCRIPTION				
0	OK: No OC1 or NOC condition is detected.				
1	OC1 or NOC is detected at Phase-5.				

### OC1 or NOC at Phase-6 Indicator (0xD9: Bit 5)

The device detected the OC1 or NOC condition at Phase-6.

0xD9 BIT 5	DESCRIPTION				
0	OK: No OC1 or NOC condition is detected.				
1	OC1 or NOC is detected at Phase-6.				

### FAULT STATUS REGISTER-9 (0XDA)

 Definition: Fault Status Register-9 – OC2 fault channel indicator register

 Data Length in Bytes: 1

 Data Format: Bit Field

 Typical: R/W

 Protectable: Yes

 Default Value: 00h

 Units: N/A

 REGISTER NAME

 FAULT STATUS REGISTER-9 (0xDA)

REGISTER NAME	FAULI STATUS REGISTER-9 (0XDA)							
Format	Bit Field							
Bit Position	7 6		5	4	3	2	1	0
Access	R/W R/W		R/W	R/W	R/W	R/W	R/W	R/W
Function	Reserved		OC2 at Phase-6	0C2 at Phase-5	OC2 at Phase-4	OC2 at Phase-3	0C2 at Phase-2	0C2 at Phase-1
Default Value	0 0		0	0	0	0	0	0

### OC2 at Phase-1 Indicator (0xDA: Bit 0)

The device detected the OC2 condition at Phase-1.

OxDA	BIT O	DESCRIPTION				
C	0	OK: No OC2 condition is detected.				
1	1	OC2 is detected at Phase-1.				

### OC2 at Phase-2 Indicator (0xDA: Bit 1)

The device detected the OC2 condition at Phase-2.

OxDA BIT 1	DESCRIPTION				
0	OK: No OC2 condition is detected.				
1	OC2 is detected at Phase-2.				

#### OC2 at Phase-3 Indicator (0xDA: Bit 2)

The device detected the OC2 condition at Phase-3.

0xDA BIT 2	DESCRIPTION				
0	OK: No OC2 condition is detected.				
1	OC2 is detected at Phase-3.				

### OC2 at Phase-4 Indicator (0xDA: Bit 3)

The device detected the OC2 condition at Phase-4.

OxDA BIT 3	DESCRIPTION				
0	OK: No OC2 condition is detected.				
1	OC2 is detected at Phase-4.				

### OC2 at Phase-5 Indicator (0xDA: Bit 4)

The device detected the OC2 condition at Phase-5.

OxDA BIT 4	DESCRIPTION				
0	OK: No OC2 condition is detected.				
1	OC2 is detected at Phase-5.				

# OC2 at Phase-6 Indicator (0xDA: Bit 5)

The device detected the OC2 condition at Phase-6.

OxDA BIT 5	DESCRIPTION				
0	OK: No OC2 condition is detected.				
1	OC2 is detected at Phase-6.				

### SYSTEM STATUS REGISTER-1 (0XDC)

Definition: System Status register 1 Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h

Units: N/A

REGISTER NAME	SYSTEM STATUS REGISTER-1 (0xDC)									
Format		Bit Field								
Bit Position	7	6	5	4	3	2	1	0		
Access	R	R	R	R	R	R	R	R		
Function	PWM Output Ready	Reserved	PWM Output Mode	Protection Mode	Switching Mode	Device Position		Converter Direction		
Default Value	-	0	-	-	-	-	-	0		

#### **Converter Direction (0xDC: Bit 0)**

Indicates the current converter direction, Buck or Boost. Reflects the BT/BK pin status.

OxDC BIT O	DESCRIPTION
0	Buck mode
1	Boost mode

#### **Device Position (0xDC: Bit 2:1)**

Indicates the device position in the system: Master, Slave-1, Slave-2, or Slave-3. Reflects the ADDR pin configuration, which is latched at the initialization period of device startup.

0xDC BIT 2	OXDC BIT 1	DESCRIPTION
0	0	Master
0	1	Slave-1
1	0	Slave-2
1	1	Slave-3

#### Switching Mode (0xDC: Bit 3)

Indicates the current switching mode (DE mode or Forced PWM mode) of the device. The register reflects the MODE pin configuration, which is latched at the initialization period of device startup.

OxDC BIT 3	DESCRIPTION
0	DE mode
1	Forced PWM mode

#### Protection Mode (0xDC: Bit 4)

Indicates the current pin configuration of Protection mode. Reflects the MODE pin configuration, which is latched at the initialization period of device startup. If the individual fault response setting is used, ignore this status bit and used individual fault response setting register values.

OxDC BIT 4	DESCRIPTION
0	Latch-Off mode
1	Hiccup mode

### PWM Output Mode (0xDC: Bit 5)

Indicates the PWM output mode, 3-state or 2-state. Reflects the PWM\_TRI pin configuration, which is latched at the initialization period of the device startup.

OxDC BIT 5	DESCRIPTION
0	2-state output
1	3-state output

#### PWM Output Ready (0xDC: Bit 7)

Indicates whether the PWM output is ready or not.

OxDC BIT 7	DESCRIPTION
0	PWM output is not ready. (For slave devices, this bit is always "0" because it is not controlling the DRV_EN).
1	PWM output is ready.

### **SYSTEM STATUS REGISTER-2 (0XDD)**

Definition: System Status register 2 Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME		SYSTEM STATUS REGISTER-2 (0xDD)						
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	Reserved	Configured Maximum Phase Count			Оре	Phase Drop Enabled/Disabled		
Default Value	0	-	-	-	-	-	-	-

#### Phase Drop Enabled or Disabled Indicator (0xDD: Bit 0)

Indicates whether the Phase Drop/Add function is enabled or disabled. Reflects the PD\_CTRL pin configuration.

OxDD BIT 0	DESCRIPTION
0	Phase Drop/Add function is Enabled.
1	Phase Drop/Add function is Disabled. (For slave devices, this bit is always "1" because phase drop is controlled by the master device)

# Operating Phase Count (0xDD: Bit 3:1)

OxDC BIT 3	0xDC BIT 2	OxDC BIT 1	DESCRIPTION	
1	1	1	6-phase operation	
1	0	1	4-phase operation	
0	1	1	3-phase operation	
1	1	0	2-phase operation	
1	0	0	Not assigned	
0	1	0	Not assigned	
0	0	1	Not assigned	
0	0	0	Not assigned	

# Configured Maximum Operating Phase Count (0xDD: Bit 6:4)

These bits indicate the maximum operating phase count, which is configured by the hardware connection of PWMx pins and latched at the initialization period of device startup.

OxDC BIT 6	0xDC BIT5	OxDC BIT 4	DESCRIPTION
0	0	0	6-phase operation (all PWMx are not connected to VCC for 6-phase configuration)
0	0	1	4-phase operation (PWM5 is connected to VCC for 4-phase configuration)
0	1	0	3-phase operation (PWM4 is connected to VCC for 3-phase configuration)
0	1	1	2-phase operation (PWM 3 is connected to VCC for 2-phase configuration)
1	0	0	Not assigned
1	0	1	Not assigned
1	1	0	Not assigned
1	1	1	Setting Error (PWM1 or PWM2 is connected to VCC at startup of the device)

# SYSTEM STATUS REGISTER-3 (0XDF)

Definition: System Status register 3 Data Length in Bytes: 1 Data Format: Bit Field Typical: R/W Protectable: Yes Default Value: 00h Units: N/A

REGISTER NAME	SYSTEM STATUS REGISTER-3 (0xDF)							
Format		Bit Field						
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	FSYNC	Status	PLL_COMP Short	Clock Source Changed	Soft ON Completed	SS Complete	PLL Locked	Clock Source
Default Value	0	0	-	-	-	-	-	-

# Clock Source Indicator (0xDF: Bit 0)

Indicates which external clock or internal clock is used as PWM clock source.

OxDD BIT 0	DESCRIPTION						
0	Internal Clock (clock frequency is determined the resistor connected between FSYNC and GND).						
1	External Clock						

### PLL Locked Indicator (0xDF: Bit 1)

Indicates whether PLL is properly locked or not. If PLL is not locked, the system clock is not provided from CLKOUT and the PWM operation will not start.

OxDF BIT 1	DESCRIPTION	
0	PLL is not locked.	
1         PLL is locked and CLKOUT is ready to use.		

#### Soft-Start Complete Indicator (0xDF: Bit 2)

Indicates whether the Soft-Start period of main converter is finished or not.

0xDF BIT 2	DESCRIPTION	
0	Soft-start period is not completed.	
1	Soft-start period is completed.	

#### Soft-On Period Complete Indicator (0xDF: Bit 3)

Indicates whether the soft-on period (Transition period from non-synchronous to synchronous (Forced PWM or DE) at the end of softstart) is completed or not.

OxDF BIT 3	DESCRIPTION	
0	Soft-on period.	
1	Completed soft-on period (Normal operation).	

#### Clock Source Change Indicator (0xDF: Bit 4)

Indicates when the clock source is changed from internal to external or external to internal.

OxDF BIT 4	DESCRIPTION	
0	Clock source is stable (not changed).	
1	Clock source change is detected.	

### PLL\_COMP Short (0xDF: Bit 5)

Indicates PLL\_COMP is shorted.

OxDF BIT 5	DESCRIPTION	
0	PLL_COMP is normal.	
1	PLL_COMP is shorted to GND. PLL cannot lock and system may not startup.	

# FSYNC Current Status (0xDF: Bit 7:6)

FSYNC pin connection status indicator. (Error indicator)

OxDF BIT 7	OxDF BIT 6	DESCRIPTION
0	0	OK: FSYNC is connected to frequency setting resistor properly or driven by external clock.
0	1	FSYNC may be shorted to GND.
1	0	FSYNC is open or shorted to VCC.
1	1	Not used
#### DEVICE ID (0XAD)

Definition: Device ID (device name) Data Format: Bit Field Data Length: 2-byte Typical: R Default Value: Fixed to 0x8226 Units: N/A

REGISTER NAME		DEVICE ID (0xAD)														
Format		Bit Field														
Bit Position	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
Access		Read Only														
Value (Fixed)	1	0	0	0	0	0	1	0	0	0	1	0	0	1	1	0

#### **CHIP REVISION (OXAE)**

Definition: Chip revision (internal chip revision control code)

Data Format: Bit Field

Data Length: 2-byte

Typical: R

Default Value: Fixed to 0x0C01

Units: N/A

REGISTER NAME		DEVICE ID (0xAE)														
Format		Bit Field														
Bit Position	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
Access		Read Only														
Value (Fixed)	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1

# **Application Information**

There are several ways to define the external components and parameters of a bidirectional converter system. This section shows one example of how to select the parameters of the external components based on the typical application schematics as shown in Figure 5 on page 13. In the actual application, the parameters may need to be adjusted and additional components may be needed for the specific application regarding noise, physical sizes, thermal, testing, and/or other requirements.

## **Operation Mode Setting**

The ISL78226 provides the selection of operation mode configurations such as converter direction, switching mode of DE mode or Forced PWM mode, 3-state or 2-state PWM output drive voltage, and master or slave configuration by the combination of the BT/BK, MODE, PWM\_TRI, and ADDR pins.

#### **CONVERTER BOOST OR BUCK MODE SELECTION**

The BT/BK pin switches the direction of the converter between Boost mode and Buck mode. When the BT/BK is logic high, the ISL78226 operates in Boost mode. When the BT/BK is logic low, the device operates in Buck mode. The BT/BK pin can be controlled by an external microcontroller to change the converter direction. In a typical application, the direction is supposed to be changed after disabling the switching by setting PWM\_EN to low. However, the ISL78226 also allows changing the direction with switching enabled. If the BT/BK direction is changed on the fly, the device stops the PWMx outputs, then detects the zero cross of the inductor current, and moves into the soft-start state to restart in the opposite direction. This scheme will help to prevent large inrush current when the voltage at the new output side is lower than the target voltage.

#### TABLE 4. BOOST OR BUCK MODE SELECTION

BT/BK PIN LEVEL	CONVERTER DIRECTION
High	Boost
Low	Buck

#### **PWM OUTPUT MODE SELECTION**

The PWM\_TRI pin selects the 3-state or 2-state output of the PWMx output pins. If PWM\_TRI is connected to VCC, PWMx outputs are set as 3-state outputs. In the 3-state output mode, the external drivers need to recognize a middle level (2.5V) to turn off both high-side and low-side MOSFETs. Also, in 3-state output mode, the PWMx output high means the high-side MOSFETs are on and PWMx output low means that the low-side MOSFETs are on. If the PWM\_TRI is connected to GND, then the PWMx outputs become 2-state, i.e., high and low, output. In this case, the PWMx outputs indicate the on/off timing of the main switching transistor. Since the 2-state mode is not indicating the on/off timing of the synchronous FETs, this mode can be used for the system with asynchronous or forced PWM configuration.

#### SWITCHING MODE AND FAULT RESPONSE SELECTION

The MODE pin is used to select the switching mode (Diode Emulation (DE) mode or Forced PWM mode) and fault response (Hiccup or Latch-off). This pin has three internal threshold levels corresponding to four voltage states to determine the combination of switching mode and fault response. At the startup/initialization period of the device, a  $30\mu$ A current is sourced from the MODE pin. By connecting the MODE pin to GND, VCC, or an external resistor from this pin to GND, the desired voltage level for the mode setting will be generated and latched into the device. The relation between the MODE pin connection (resistor value) and operation mode are shown in Table 5.

MODE PIN VOLTAGE	RECOMMENDED CONNECTION OR RESISTOR AT MODE PIN	DE MODE OR FORCED PWM	HICCUP OR LATCH
GND	GND	DE	Hiccup
1.0V	33.2kΩ	Forced PWM	Hiccup
2.05V	68.1kΩ	DE	Latch-Off
VCC	VCC	Forced PWM	Latch-Off

The DE mode is valid only when the PWM\_TRI is connected to VCC, which means that the 3-state PWM output mode is selected and that the external driver can identify the 3-state input.

#### POR Faults that Involve BAT12 Going Through UVLO

If the ISL78226 detects a BAT12 UVLO condition, then it enters into a reset (POR) state and waits until this UVLO condition is removed. When the BAT12 voltage becomes greater than the UVLO threshold, then the IC will go through the main state machine to soft-start and achieve normal switching, if PWM\_EN is high.

# MASTER CONTROLLER AND SLAVE CONTROLLER SETTING

The connection of the ADDR pin determines whether the ISL78226 is used as the main controller (master) or a subcontroller (slave) when multiple ISL78226 devices are used in parallel.

As with the MODE pin, at the startup/initialization of the device, a  $30\mu$ A current is sourced from the ADDR pin. By connecting this pin to GND, VCC, or an external resistor from this pin to GND, the desired voltage level for the device address setting will be generated and latched into the device. The relation between the ADDR pin connection (resistor value) and master or slave selection are shown in Table 6.

The maximum number of phases is **12**. The maximum number of devices is four, one master and three slaves. One example is four devices operating with three phases each. Another example is two devices operating with six phases.

TABLE 6.	MASTER	AND SI	LAVE S	ELECTION

ADDR PIN VOLTAGE	RECOMMENDED CONNECTION OR RESISTOR AT ADDR PIN	DEVICE ORDER (MASTER/SLAVE)
GND	GND	Master
1.0V	33.2kΩ	Slave-2
2.05V	68.1kΩ	Slave-3
VCC	VCC	Slave-1



If defined as a slave device, the flyback controller, MCULDO, overvoltage and undervoltage detection/protection of BAT12 and BAT48, and the main feedback loops (GM amp, compensation loop, and tracking) will be disabled. Also, to communicate phase-dropping information and synchronize with the master device, the DRV\_EN, PD\_0, and PD\_1 pins in the slave device are set to receive input signals from the master.

The slave devices also need to recognize how many slaves are connected in parallel to perform the proper phase shifting. For this purpose, the FB\_BT and FB\_BK pins are used as the slave device count indicator.

- If the system is configured as 1-master/1-slave operation, connect the FB\_BT and FB\_BK pins of the slave device to GND.
- If the system is configured as 1-master/2-slave operation, connect the FB\_BT and FB\_BK pins of the slave devices to VCC.
- If the system is configured as 1-master/3-slave operation, connect the FB\_BT and FB\_BK pins of the slave devices to GND and VCC respectively.

FB_BT CONNECTION AT SLAVE DEVICE	FB_BK CONNECTION AT SLAVE DEVICE	NUMBER OF SLAVE DEVICES		
GND	GND	1		
VCC	VCC	2		
GND	VCC	3		

TABLE 7. CONNECTION TO INDICATE NUMBER OF SLAVE DEVICES

If the system is configured with one device only, connect the ADDR pin of the device to GND.

## **Soft-Start Capacitor Selection**

A soft-start capacitor connected from the SS pin to GND controls the startup dynamics of the main controller as indicated in Figure 4 on page 12. Voltage error amplifier, Gm1, controls the output voltage and the lowest of the noninverting inputs is used as the reference, while the feedback voltage is applied to the inverting input through the BT/BK switch. A nominal soft-start current of 5µA is sourced from the SS pin to charge the SS capacitor voltage at a rate of 5µA/C, where C is the value of the soft-start capacitor. See the example in the <u>"Buck to Boost and Boost to Buck Operation" on page 118</u>. This soft-start voltage is clamped at 3.4V by the SS\_Clamp circuit, higher than the reference voltage of 1.6V where steady-state operation begins to occur. An SS\_PreBias circuit will shorten the soft-start time if a voltage is already present at the selected output.

## **Output Voltage Setting**

The target output voltage of BAT12 in Buck mode (V<sub>BAT12</sub>) and BAT48 in Boost mode (V<sub>BAT48</sub>) can be defined by <u>Equations 2</u> and <u>3 on page 52</u>. For details, refer to <u>"Output Voltage</u> <u>Regulation Loop" on page 52</u>.

## **Switching Frequency**

Switching frequency is determined by requirements of transient response time, solution size, EMC/EMI, power dissipation and efficiency, ripple noise level, input and output voltage range. Higher frequency may improve the transient response and help to reduce the solution size. However, this may increase the switching losses and EMC/EMI concerns. Thus, a balance of these parameters are needed when deciding the switching frequency.

Once the switching frequency,  $f_{SW}$ , is decided, the frequency setting resistor,  $R_{FSYNC}$ , can be determined by <u>Equation 1 on page 52</u>.

## **Inductor Selection**

While the converter is operating in steady-state Continuous Conduction Mode (CCM), the duty ratio of the main FET (high-side FET in Buck mode and low-side FET in Boost mode) is shown in Equations 14 and 15.

$$D_{Boost} = 1 - \frac{V_{BAT12}}{V_{BAT48}}$$
(EQ. 14)

$$\mathsf{D}_{\mathsf{Buck}} = \frac{\mathsf{V}_{\mathsf{BAT12}}}{\mathsf{V}_{\mathsf{BAT48}}} \tag{EQ. 15}$$

where  $\mathsf{D}_{Boost}$  is the duty ratio of the low-side FET in boost configuration, and  $\mathsf{D}_{Buck}$  is the duty ratio of the high-side FET in buck configuration.

Under this CCM condition, the inductor peak-to-peak ripple current of each phase in Boost and Buck mode can be calculated as shown in <u>Equations 16</u> and <u>17</u>, respectively:

$$I_{LBT(P-P)} = D_{Boost} \cdot T \cdot \frac{V_{BAT12}}{L}$$
(EQ. 16)

$$I_{\text{LBK}(P-P)} = D_{\text{Buck}} \cdot T \cdot \frac{V_{\text{BAT48}} - V_{\text{BAT12}}}{L}$$
(EQ. 17)

where T is the switching period (1/ $f_{SW}$ ) of each phase and L is the inductance of each phase.

Since a design uses the same inductor for both boost and buck configuration, and assuming that the inductor ripple current in Boost and Buck mode are the same, from the previous equations, the inductor value is determined by <u>Equation 18</u>:

$$L = \left(1 - \frac{V_{BAT12}}{V_{BAT48}}\right) \cdot \frac{V_{BAT12}}{I_{L(P-P)} \cdot f_{SW}}$$
(EQ. 18)

where  $\mathbf{I}_{L(P\text{-}P)}$  is the peak-to-peak inductor current in either Buck or Boost mode.

Use Equation 18 to calculate L, where values of V<sub>BAT12</sub>, V<sub>BAT48</sub>, and I<sub>L(P-P)</sub> are based on the considerations described in the following:

- One method is to select the minimum input voltage and the maximum output voltage under long term operation as the conditions to select the inductor. In this case, the inductor DC current is the largest.
- The general rule is to select an inductor that has a ripple current I<sub>L(P-P)</sub> around 30% to 50% of the maximum inductor DC current. The individual maximum DC inductor current for the n-phase boost and buck converter can be estimated by Equations 19 and 20 on page 112, respectively. P<sub>OUTBTmax</sub> is the maximum DC output power in Boost mode and  $\eta_{BT}$  is the estimated efficiency in Boost mode.

$$I_{LBTmax} = \frac{P_{OUTBTmax}}{V_{BAT12min} \cdot \eta_{BT} \cdot n}$$
 (EQ. 19)



$$I_{LBKmax} = \frac{P_{OUTBKmax}}{V_{BAT12min} \cdot \eta_{BK} \cdot n}$$
(EQ. 20)

$$L_{min} = \left(1 - \frac{V_{BAT12min}}{V_{BAT48max}}\right) \cdot \frac{V_{BAt12min}^2 \cdot \eta \cdot n}{P_{OUTmax} \cdot K \cdot f_{SW}}$$
(EQ. 21)

Using Equation 21 with the two conditions listed previously, a reasonable starting point for the minimum inductor value can be estimated from Equations 19 and 20. The value of K in Equation 21 is typically selected as 30%.

Increasing the value of the inductor reduces the ripple current and therefore, the ripple voltage. However, the large inductance value may reduce the converter's response time to a load transient. Also, this reduces the ramp signal and may cause a noise sensitivity issue.

The peak current at maximum load condition must be lower than the saturation current rating of the inductor with enough margin. In the actual design, the largest peak current may be observed at some transient conditions like the start-up or heavy load transient. Therefore, the inductor's size needs to be determined with the consideration of these conditions.

To avoid exceeding the inductor's saturation rating, OC1 peak current limiting (refer to <u>"Cycle-by-Cycle Overcurrent Limiting</u> (<u>OC1)" on page 63</u>) should be selected below the inductor's saturation current rating.

## **Current Monitor Setting**

ISL78226 monitors inductor current continuously to provide the features of cycle-by-cycle peak overcurrent protections (OC1 and OC2), averaged inductor current monitoring (output current for Buck mode and input current for Boost mode), average Constant Current Loop (CCL), Average Overcurrent Protection (AOCP), and phase dropping. For details of the current-sensing scheme, refer to <u>"Current Sense" on page 54</u>.

## IMON Resistor and Average Constant Current Loop (CCL) Threshold Setting

As described in <u>"Current Monitoring – IMON" on page 55</u>, the IMON current will be proportional to the total inductor current (output current in Buck mode and input current in Boost mode).

 $\label{eq:static} \begin{array}{l} \underline{\mbox{Equation 7 on page 55}} \\ \underline{\mbox{Equation 8 on page 55}} \\ \underline{\mbox{describes the IMON pin voltage when}} \\ R_{IMON} \\ \underline{\mbox{is connected from the IMON pin to GND.}} \end{array}$ 

Since the IMON voltage is used for average Constant Current Loop (CCL) control, the IMON resistor ( $R_{IMON}$ ) value needs to be selected considering the CCL threshold voltage, which will be clamped at the CCL current level in normal operation. In the default setting, the CCL threshold voltage is set at 2.4V (typical). The CCL threshold voltage can be changed from 1.7V to 2.4V in 0.1V steps by register settings via the I<sup>2</sup>C/PMBus. Use the <u>"CCL/ACL Threshold Control Register (0xED)" on page 91 to</u> accomplish this. For details of the CCL function refer to <u>"Average Constant Current Control Loop (CCL)" on page 57</u>. To set the CCL current level at  $I_{CCL}$  using the CCL threshold level of  $V_{CCL}$ , the  $R_{IMON}$  value is calculated with Equation 22;

$$R_{IMON} = \frac{2 \cdot V_{CCL}}{\left(\left(\frac{I_{CCL}}{\text{\# of Phases}}\right) \cdot \left(\frac{R_{SEN}}{R_{SET}}\right) + 56 \,\mu\text{A}\right) \cdot \text{\# of Phases}}$$
(EQ. 22)

To realize higher accuracy output/input current monitoring, a 0.1% tolerance resistor for  $R_{IMON}$  is recommended.

To filter out the ripple voltage at the IMON pin, connect an X5R or X7R ceramic capacitor from the IMON pin to GND. This capacitor could range from  $0.1\mu$ F to  $1\mu$ F.

When multiple ISL78226 devices are used in parallel, <u>Equation 22</u> can be used for the R<sub>IMON</sub> calculation. It is required to place the R<sub>IMON</sub> resistor and filter capacitor close to each of the IMON pins of each device.

#### **Phase Drop/Add Control**

During low power operation, switching losses dominate the efficiency curve and losses are reduced by switching a fewer number of FETs (phases). During high current operation, conduction losses dominate the efficiency curve and losses are reduced by operating more FETs essentially in parallel by increasing the number of operational phases. For a given constant phase count, the efficiency curve will arc to a peak and then decrease as higher currents are applied as shown in Figure 141. The goal of phase adding/dropping is to turn on more phases when the current is higher and it is advantageous from an efficiency perspective to do so. Conversely, it is advantageous to turn off phases at lower currents when a lower operating phase count would result in a higher efficiency. The optimum phase add/drop load current can be established by plotting efficiency as a function of inductor current for the two highest phase counts being considered and noting the inductor current at the efficiency intersection. The ISL78226 exhibits ~40mV of hysteresis on the IMON pin between adding and dropping.



FIGURE 141. DETERMINATION OF OPTIMUM PHASE ADD THRESHOLD

As described in <u>"Automatic Phase Dropping/Adding" on page 56</u>, the ISL78226 provides the phase dropping/adding function to improve the light-load efficiency. This is accomplished by comparing the IMON pin voltage with the PD\_CTRL pin voltage to add or drop phases.

• •

The PD\_CTRL pin sources 40µA of constant current to generate a reference voltage (V<sub>PDCTRL</sub>), which will correspond to the maximum (100%) level of the phase dropping/adding control voltage. Typically, the maximum phase dropping/adding control voltage should be set equal to, or slightly lower than, the IMON voltage level at the CCL threshold. The resistor value at PD\_CTRL pin can be calculated using Equation 23.

$$R_{PDCTRL} = \frac{V_{PDCTRL}}{40\mu A} = \frac{V_{CCL}}{40\mu A} = \frac{R_{IMON} \cdot \left(\frac{I_{CCL}}{\text{\# of phases}} \cdot \frac{R_{SEN}}{R_{SET}} + 56\mu A\right) \cdot \text{\# of phases}}{2 \cdot 40\mu A}$$
(EQ. 23)

Based on this setting, the typical phase dropping/adding threshold is shown in Table 8.

	TABLE 8.						
CONFIGURED MAXIMUM PHASE COUNT	PHASE COUNT TRANSITION	PHASE DROP THRESHOLD (% V <sub>IMON</sub> / V <sub>PDCTRL</sub> )	PHASE ADD THRESHOLD (% V <sub>IMON</sub> / V <sub>PDCTRL</sub> )				
6	6 - 4	87.7	89.4				
	4 - 3	83.4	85.1				
	3 - 2	79.6	81.3				
4	4 - 3	87.7	89.4				
	3 - 2	83.8	85.5				
3	3 - 2	86.8	88.5				

For the stable operation of phase dropping/adding, it is recommended to place a 1000pF or larger ceramic capacitor (X5R or X7R) between the PD\_CTRL pin and GND.

If the Phase Dropping/Adding feature is not required, then connect the PD\_CTRL pin to VCC.

## **VIN Input Capacitor**

Depending upon the system input power rail conditions, aluminum electrolytic type capacitors are normally used to provide a stable input voltage. Ceramic capacitors must be placed near the VIN and PGND pin of the IC. Multiple ceramic capacitors including 1µF and 0.1µF are recommended. Place these capacitors as close as possible to the IC.

## **PVCC and VCC Filter Capacitor**

To provide a guiet power rail to the internal analog circuitry, an RC filter between PVCC and VCC is required. A 10Ω resistor between PVCC and VCC and at least 1µF ceramic capacitor from VCC to GND are recommended.

## **MCULDO Setting**

The MCULDO is an LDO output that can be used to bias external components such as a microcontroller. Its output voltage can be adjusted via an external resistive voltage divider connected from MCULDO to GND. The resistor center tap should be connected to MCULDO\_FB. The MCULDO\_FB pin is the inverting input of an error amplifier with a reference of 1.2V. The MCULDO output voltage is expressed by Equation 24 where  $R_{UPPER}$  and  $R_{LOWER}$ are the upper and lower voltage divider resistors, respectively.

$$V_{MCUVDD} = \frac{1.2V \cdot (R_{LOWER} + R_{UPPER})}{R_{LOWER}}$$

(EQ. 24)

The MCULDO output should be bypassed with a 10µF ceramic capacitor in parallel with a 0.1µF ceramic capacitor.

## **External Flyback Converter Setup**

The ISL78226 supports the control functions of a flyback converter that can be used to generate a 6V and 12V rail to bias the V6 and V12 pins, respectively. Please refer to Figure 3 on page 11. The voltages into V6 and V12 are fed back and combined in ratio to form the inverting input of a voltage (gm) error amplifier, internal signal designated FB\_FLY. The internal flyback reference is combined at a gm amplifier that is compensated at the COMP\_FLY pin. The soft-start pin, SS\_FLY, controls the turn-on time during the soft-start period, which is determined by the value of the capacitor connected to the SS\_FLY pin. The flyback controller soft-start current is nominally 5.2µA supplied by an internal source. The flyback soft-start voltage is given by Equation 25 when starting from a discharged soft-start capacitor.

$$V(t)_{SSFLY} = \frac{t \cdot 5.2 \cdot 10^{-6}}{C_{SS}}$$
 (EQ. 25)

The flyback soft-start voltage is clamped at 3.4V, but control is turned over to the reference at reference crossing. GDRV\_FLY is the output that drives the gate of an external N\_CH FET, which ultimately controls the output voltages of the flyback regulator.

The external flyback power processing components are a flyback transformer (really a coupled inductor with three windings), an N\_CH FET, two diodes, input and output capacitors, and a shunt resistor sensing primary current.

The flyback transformer is selected or specified first by having a primary inductance low enough such that sufficient energy is absorbed during the on time to support the on and off-time power requirements at minimum input voltage. The turns ratio of the two secondaries should be 2 to 1 because of the 2 to 1 nature of the V12 to V6 voltage.

The N\_CH FET should be chosen to support the off-time voltage. The off-time voltage will be the sum of the flyback input voltage and the voltage reflected back through the VPRIMARY/V12 turns ratio, plus spikes due to layout and transformer leakage inductances. A snubber (voltage clamp) can be used to limit the voltage on the FET during the off-time, also shown Figure 3 on page 11. The FET should also have a sufficiently low r<sub>DS(ON)</sub> to support the high-peak primary current during the on time.

Two diodes are required that allow current flow to their respective outputs during the FET off time. The voltage on the diodes during their off time is the output voltage (V6 or V12) minus a negative voltage reflected from primary to secondary winding, in addition to spikes. The FET needs to accommodate the primary voltage and the voltage reflected from the secondary.

Energy is delivered to the output only during the FET off time. Capacitors at the V6 and V12 outputs clamp voltage as they absorb current, causing a voltage increase (ripple) at each output. The amplitude of this voltage ripple is inversely proportional to the value of the respective output capacitor. During the FET on-time, charge is drained off of these capacitors by their respective loads and their voltage ramps down.

FN8887 Rev.2.00 Oct 19, 2017



A shunt resistor should be connected from the FET source to GND. The voltage on this shunt is connected through a filter to ISP\_FLY and ISN\_FLY. The peak value of this voltage is used to control the duty ratio. The pulse will terminate prematurely if this peak voltage reaches 75mV, on a cycle-by-cycle basis resulting in power limiting to V6 and V12. Again, it is required to connect this shunt Kelvin style and not allow the layout tool to merely connect the GND side of the shunt to the GND plane.

## **Capacitor Selection for BAT48 and BAT12**

To filter the inductor ripple current into an acceptably smooth voltage and to have sufficiently bounded voltage transient response to a change in current, "input" and "output" capacitors are required. In the case of the bidirectional converter BAT48 and BAT12, capacitors are both "input" and "output" in the same design and must support both functions. A combination of ceramic and electrolytic capacitors are normally used.

The ceramic capacitors are used to filter the high frequency components (spikes) of the main switching devices. In layout, these ceramic capacitors must be placed as close as possible to the main switching devices to maintain the smallest inductance and resistance in the switching loop. To maintain capacitance over the biased voltage and temperature range, good quality ceramic capacitors such as X7R or X5R are recommended.

Electrolytic capacitors are normally used to handle load transients and switching ripple. A physical electrolytic capacitor can be modeled by an ideal capacitor in series with a relatively small value resistor designated the Equivalent Series Resistance (ESR). The capacitor voltage is the product of this series impedance times the capacitor current. Multiple capacitors in parallel are recommended to handle the RMS currents.

The ripple currents can be determined by running a time domain simulation over a periodic switching interval. Intersil provides a Simplis model of this device on the Intersil web site.

## **FET Driver IC Selection**

The ISL78226 is capable of controlling 2-state and 3-state FET drivers via its PWMx signals. The PWMx signals out of the ISL78226 are set to 2-state by grounding the PWM\_TRI pin and are set to 3-state by connecting the PWM\_TRI pin to VCC.

A 3-state driver is preferred to accommodate Diode Emulation mode, synchronous operation, phase dropping, phase disable, and fault response. The ISL78420 is an example of a high quality 3-state driver and works well with the ISL78226.

#### **Power MOSFET Selection**

The external MOSFETs driven by the driver IC need to be carefully selected to optimize the design of the bidirectional regulator.

The MOSFETs' BV<sub>DSS</sub> rating needs to have enough voltage margin against the maximum boost output voltage plus the phase node voltage transient during switching.

The MOSFET  $V_{GS}$  rating needs to be considered while selecting the FETs. The  $V_{GS}$  rating needs to comply with the driver's output voltage. A 20V gate-to-source rating is suggested.

The MOSFET should have low total gate charge  $(Q_g)$ , low ON-resistance  $(r_{DS(ON)})$ , and small gate resistance  $(R_g < 1.5\Omega$  is recommended). Also, the minimum  $V_{GS}$  threshold needs to be considered in order to prevent false turn-on by noise spikes due to high dV/dt during phase node switching.

#### **Driver Bootstrap Capacitor Selection**

In general, the power required for the high-side MOSFET drive is provided by the boot capacitor connected between the BOOT and PHASE pins of the driver. The bootstrap capacitor can be chosen using Equation 26:

$$C_{BOOT} > \frac{Q_{gate}}{\Delta V_{BOOT}}$$
 (EQ. 26)

where  $Q_{gate}$  is the total gate charge of the high-side MOSFET(s) and  $dV_{BOOT}$  is the maximum droop voltage across the bootstrap capacitor while turning on the high-side MOSFET.

Though the maximum charging voltage across the bootstrap capacitor is the driver supply voltage minus the bootstrap diode drop (~0.4V), large excursions below GND by the PHASE node should be considered when selecting the bootstrap capacitor voltage rating. A 50V ceramic capacitor is recommended in a typical application with the ISL78420 driver. To keep enough capacitance over the biased voltage and temperature range, a good quality capacitor such as an X7R or X5R is recommended. Refer to the guidance contained in the driver datasheet.

#### **Loop Compensation Design - Boost**

The ISL78226 uses constant frequency peak current mode control architecture with a transconductance amplifier for the error amp. Figures 142 and 143 show the conceptual schematic and control block diagram.

© Copyright Intersil Americas LLC 2016-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN8887 Rev.2.00 Oct 19, 2017





FIGURE 142. CONCEPTUAL BLOCK DIAGRAM OF PEAK CURRENT MODE CONTROLLED BOOST REGULATOR



FIGURE 143. CONCEPTUAL CONTROL BLOCK DIAGRAM

#### **BOOST POWERSTAGE TRANSFER FUNCTION**

The transfer function from the error amplifier control output, V<sub>C</sub>, to the output voltage, V<sub>OUT</sub>, is given by Equation 27 where "s" is the Laplace complex number frequency parameter " $\sigma$  + j $\omega$ ",  $\omega$  is the radian frequency  $2\pi f$  and  $f_{SW}$  is the switching frequency of each phase.

$$G_{vcvo}(s) = K_{DC} \cdot \frac{\left(1 + \frac{s}{\omega_{ESR}}\right) \cdot \left(1 - \frac{s}{\omega_{RHZ}}\right)}{\left(1 + \frac{s}{\omega_{PS}}\right) \cdot \left(1 + \frac{s}{Q_{p} \cdot \pi \cdot f_{SW}} + \left(\frac{s}{\pi \cdot f_{SW}}\right)^{2}\right)}$$
(EQ. 27)

The K<sub>DC</sub> variable describes the low frequency gain, or gain at DC. This gain in a Current Mode Boost regulator is determined by regulator load (R<sub>LOAD</sub>), the Duty Cycle (D) and the gain from the current sense resistor voltage to the PWM Comparator (K<sub>ISEN</sub>).

$$K_{DC} = \frac{R_{LOAD} \cdot (1 - D)}{2 \cdot K_{ISEN}}$$
(EQ. 28)

 $K_{ISEN}$  is the current sense gain shown in Equation 29, where  $R_{SENx}$  and  $R_{SETx}$  are the per-phase current sense resistors and setting resistors described in <u>"Current Sense" on page 54</u>. The ratio of  $R_{SENx}$  and  $R_{SETx}$  establishes the transimpedance of the current sense amplifier, the output current is attenuated 25%, and then it is applied to a  $26k\Omega$  resistor accounting for the 19,500 factor. N is the number of phases.

$$K_{ISEN} = \frac{R_{SENx} \cdot 19500}{R_{SETx} \cdot N}$$
(EQ. 29)

The AC response of the power stage is determined by the zeros contributed by Right Half-Plane Zero (RHPZ) of boost modulation and the ESR zero from the  $C_{OUT}$  resistance, and Poles

contributed by the load resistance in parallel with the output capacitance (C\_{OUT}), and the slope compensation double-pole.

A powerstage RHPZ occurs in all switching topologies where a switch interrupts the current flowing from the inductor to the output capacitance. When the PWM modulator is commanded to increase power output in response to a load change, the increase in D causes a decrease in the time that the inductor is connected to the output capacitor and load. This action causes the output voltage to temporarily droop, which is the opposite of the command. This effect in the frequency domain appears as a zero in amplitude but acts as a pole in phase (90 degrees of phase loss). The loop design must avoid the RHPZ to maintain good phase margin so the RHPZ limits loop bandwidth to typically 20% or less of the full-load RHPZ frequency. The RHPZ parameters are  $\mathsf{R}_{\text{LOAD}}$ , the total equivalent load resistance ( $R_{LOAD} = V_{OUT} / I_{OUT}$  total), D is the boost converter duty cycle (D = 1 -  $V_{IN}/V_{OUT}$  or D = ( $\overline{V}_{OUT}$  -  $V_{IN}$ )/ $V_{OUT}$ ) and L<sub>eq</sub> is the equivalent inductance for the multiphase boost which is the inductance of the single phase inductor and divided by the number of powerstage phases. Since  $L_{eq}$  is in the denominator, reducing  $L_{eq}$ increases the available loop bandwidth, while at the same time increases ripple current thereby increasing AC loses. If there is any significant net inductance in the Power Distribution Network (PDN) it must also be included in this calculation. This also applies to the buck loop design as PDN's effective inductance will be seen in the buck bode plots as an RHPZ. Adequate decoupling capacitance is used to negate this effect.

$$\omega_{\mathsf{RHZ}} = \frac{\mathsf{R}_{\mathsf{LOAD}} \cdot (1-\mathsf{D})^2}{\mathsf{L}_{\mathsf{eq}}}$$
(EQ. 30)

The ESR Zero parameters are simply  $C_{OUT}$ , the total output capacitance of the multiphase boost converter, and  $R_{ESR}$ , the



output capacitor's Equivalent Series Resistance (ESR) of the total output capacitor bank.

$$\omega_{\text{ESR}} = \frac{1}{C_{\text{OUT}} \cdot R_{\text{ESR}}}$$
(EQ. 31)

Powerstage Pole radian frequency is:

$$\omega_{\text{PS}} = \frac{2}{C_{\text{OUT}} \cdot R_{\text{LOAD}}}$$
(EQ. 32)

In the denominator of  $G_{VCVQ}(s)$ , the powerstage pole is multiplied by a quadratic polynomial containing the term  $Q_P$ , the variable that indicates the "quality" of damping provided by slope compensation for the double-pole at half the switching frequency caused by current mode sampling.  $Q_P$  is dependent upon D, the duty cycle, and the expression  $S_e/S_n$ , which means the rate of the slope compensation signal compared to the rate of a single-phase inductor current signal at the PWM comparator during the on-time. It can be calculated by <u>Equation 33</u>, where  $K_{SLOPE}$  is the selected ratio of the rate of the slope compensation signal compared to the rate of a single-phase inductor current signal at the PWM comparator during the off-time, and using the worst case condition (highest dl/dt), which is  $V_{BAT48}_MAX$  and  $V_{BAT12}_MIN$  (refer to <u>"Adjustable Slope</u> <u>Compensation" on page 55</u>).

$$\frac{S_e}{S_n} = \frac{K_{SLOPE} \cdot (VBAT48\_MAX - VBAT12\_MIN)}{VBAT12\_MIN}$$
(EQ. 33)

$$Q_{p} = \frac{1}{\pi \cdot \left[ (1 - D) \cdot \frac{S_{e}}{S_{n}} + 0.5 - D \right]}$$
(EQ. 34)

#### **COMPENSATION DESIGN - BOOST**

Generally, simple Type-2 compensation is used to stabilize the loop response. In the actual application however, extra phase margin can be provided by Type-3 compensation. Figure 144. shows the circuit diagram of a Type-3 compensation network.



FIGURE 144. TYPE-3 COMPENSATION

The transfer function of the compensation network is shown in Equation 35.

$$H_{e2}(s) = \frac{V_{C}}{V_{FB}} = g_{m} \cdot Z_{COMP} = (EQ. 35)$$

$$g_{m} \frac{(1 + sR_{CP}C_{CP1})R_{OEA}}{1 + s[R_{CP}C_{CP1} + R_{OEA}(C_{CP1} + C_{CP2})] + C_{CP2}C_{CP1}R_{CP}R_{OEA}s^{2}}$$

 $R_{OEA}$  (approximately 100M $\Omega$ ) is the gm error amplifier's output impedance and is much greater than the impedances of  $R_{CP}$ ,  $C_{CP1}$ , and  $C_{CP2}$ . Assuming that  $R_{OEA}$  = infinite, the equation can be simplified as Equation 36:

$$H_{e2}(s) = g_{m} \cdot \frac{1 + s \cdot R_{CP} \cdot C_{CP1}}{s \cdot C_{CP1} \cdot (1 + s \cdot R_{CP} \cdot C_{CP2})} = \frac{\omega_{1}}{s} \cdot \frac{1 + \frac{s}{\omega_{22}}}{1 + \frac{s}{\omega_{p2}}}$$
(EQ. 36)

where:

$$\omega_{p2} = \frac{g_m}{C_{CP1}}$$
(EQ. 37)

$$D_{z2} = \frac{1}{R_{CP} \cdot C_{CP1}}$$
(EQ. 38)

$$\omega_{p3} = \frac{1}{\mathsf{R}_{\mathsf{CP}} \cdot \mathsf{C}_{\mathsf{CP2}}}$$
(EQ. 39)

•  $g_m$  is the transconductance of the error amplifier,  $g_m = 340 \mu s$  for this device.

If Type-3 compensation is desired, the transfer function from the output voltage to the error amp input is shown in Equation 40:

$$H_{e1}(S) = \frac{R_{FB1}}{R_{FB1} + R_{FB2}} \cdot \frac{1 + \frac{s}{\omega_{z1}}}{1 + \frac{s}{\omega_{p1}}}$$
(EQ. 40)

where:

$$\omega_{z1} = \frac{1}{C_1 \cdot (R_{FB2} + R_1)}$$
(EQ. 41)

$$\omega_{p1} = \frac{1}{C_1 \cdot \frac{R_{FB2} \cdot R_{FB1} + R_{FB2} \cdot R_1 + R_{FB1} \cdot R_1}{R_{FB2} + R_{FB1}}}$$
(EQ. 42)

The total transfer function with compensation network and gain stage will be expressed:

$$G_{open}(s) = G_{vcvo}(s) \cdot H_{e1}(s) \cdot H_{e2}(s)$$
(EQ. 43)

Use f =  $\omega/2\pi$  to convert the pole and zero expressions to frequency domain, and from Equation 27, 35, 40, and 43, select the compensation's pole and zero locations. The poles  $(\omega_{P_X})$  are used to reduce the loop gain, thereby limiting the loop bandwidth to prevent oscillation, but also to reduce the loop phase. The zeros  $(\omega_{Z_X})$  increase loop gain (or flatten out the effect of the poles) to increase loop bandwidth and increase phase. It is desirable to have as much gain and bandwidth as possible, but the powerstage components limit this.

In general, as described earlier, Type-2 compensation is adequate. Typically, the crossover frequency is set 20% or less of the  $\omega_{RHZ}$  frequency. For the compensation as a general rule, set  $\omega_{p2}/2\pi$  at a very low frequency; set  $\omega_{z2}/2\pi$  at 1/5 of the crossover frequency; set  $\omega_{p3}/2\pi$  at the ESR zero or the RHPZ frequency  $\omega_{RHZ}/2\pi$ , whichever is lower.



FIGURE 145. CONCEPTUAL BLOCK DIAGRAM OF PEAK CURRENT MODE CONTROLLED BUCK REGULATOR

#### **Loop Compensation Design - Buck**

Figures 145 and 143 on page 115 show the conceptual schematic and control block diagram for the Buck operation.

#### **BUCK POWERSTAGE TRANSFER FUNCTION**

The transfer function from the error amplifier output V<sub>C</sub> to the output voltage V<sub>OUT</sub> is shown in Equation 44.

$$G_{vcvo}(s) = K_{DC} \cdot \frac{\left(1 + \frac{s}{\omega_{ESR}}\right)}{\left(1 + \frac{s}{\omega_{PS}}\right) \cdot \left(1 + \frac{s}{Q_{p} \cdot \pi \cdot f_{SW}} + \left(\frac{s}{\pi \cdot f_{SW}}\right)^{2}\right)}$$
(EQ. 44)

where,

$$K_{DC} = \frac{R_{LOAD}}{K_{ISEN}} \cdot \frac{1}{\frac{R_{LOAD} \cdot \left[ (1-D) \cdot \frac{S_e}{S_n} + 0.5 - D \right]}{1 + \frac{R_{LOAD} \cdot \left[ (1-D) \cdot \frac{S_e}{S_n} + 0.5 - D \right]}{f_{SW} \cdot L_{eq}}}$$
(EQ. 45)

$$\omega_{esr} = \frac{1}{C_{OUT} \cdot R_{ESR}}$$
(EQ. 46)

$$\omega_{\text{PS}} = \frac{1}{C_{\text{OUT}} \cdot R_{\text{LOAD}}} + \frac{1}{L_{\text{eq}} \cdot f_{\text{SW}} \cdot C_{\text{OUT}}} \left[ (1-D) \cdot \frac{S_{\text{e}}}{S_{\text{n}}} + 0.5 - D \right]$$
(EQ. 47)

$$Q_{p} = \frac{1}{\pi \left[ (1-D) \cdot \frac{S_{e}}{S_{n}} + 0.5 - D \right]}$$
(EQ. 48)

where the parameters are interpreted below:

- $R_{LOAD}$  is the total equivalent load resistance,  $R_{LOAD} = V_{OUT}/I_{OUT_total}$ .
- D is buck converter duty cycle. D =  $V_{OUT}/V_{IN}$
- K<sub>ISEN</sub> is the current sense gain as shown in <u>Equation 49</u>, where R<sub>SENx</sub> and R<sub>SETx</sub> are per phase current sense resistors

and setting resistor is described in <u>"Current Sense" on</u> page 54. N is the number of phases.

$$K_{ISEN} = \frac{R_{SENx} \cdot 19500}{R_{SENx} \cdot N}$$
(EQ. 49)

• L<sub>eq</sub> is the equivalent inductance for the multiphase buck that can be expressed as <u>Equation 50</u>, in which L is the inductance of the per phase inductor and N is the number of phases:

$$L_{eq} = \frac{L}{N}$$
(EQ. 50)

- f<sub>SW</sub> is the switching frequency of each phase.
- R<sub>ESR</sub> is the output capacitor's Equivalent Series Resistance (ESR) of the total output capacitors.
- C<sub>OUT</sub> is the total output capacitance of the multiphase buck converter.
- Se/Sn is gain of the SELECTED compensating slope over the sensed inductor current up-ramp. It can be calculated by <u>Equation 51</u>, where  $K_{\text{SLOPE}}$  is the selected gain of the compensating slope over the sensed I<sub>L</sub> worst case down ramp slope assuming the worst case being VOUT\_MAX (refer to "Adjustable Slope Compensation" on page 55)

$$\frac{S_{e}}{S_{n}} = \frac{K_{SLOPE} \cdot V_{OUTmax}}{V_{IN} - V_{OUT}}$$
(EQ. 51)

#### **COMPENSATION DESIGN - BUCK**

The buck compensation network uses the same Type-2 or Type-3 configuration network described in <u>"Compensation Design -</u> <u>Boost" on page 116</u> (refer to <u>Figure 144</u>). The transfer functions for Type-2 and Type-3 compensation are given in <u>Equations 35</u> and <u>40</u> on <u>page 116</u>.

Similar to the boost application, usually Type-2 compensation can be used to stabilize the control loop. In the actual application, if extra phase margin is desired, Type-3 compensation can be used.



As a general rule in compensation design, the crossover frequency is typically set at 1/5 to 1/10 of the switching frequency  $f_{SW}$ ;  $\omega_{p2}/2\pi$  is set at a very low frequency;  $\omega_{z2}/2\pi$  is set at 1/5 of the crossover frequency; set  $\omega_{p3}/2\pi$  at the ESR zero frequency, or 0.35 to 0.5 times the switching frequency, whichever is lower. If Type-3 compensation is needed, set  $\omega_{z1}/2\pi$  at 1/5 of the crossover frequency to get extra phase margin; set  $\omega_{p1}/2\pi$  at frequency somewhere higher than  $\omega_{z1}/2\pi$  (by 5 to 10 times as an example).

## Loop Compensation Design, Boost and Buck

Type 2 compensation is recommended unless power processor parasitics are well understood.

The inductance of the input cables connected to the capacitance at the input terminals comprises an input filter. The dynamic input resistance of a switcher run with a constant load is negative because input current goes down as the input voltage goes up. The equivalent filter must have an output impedance smaller in magnitude than the magnitude of the input impedance of the switcher in order to achieve stability. This is achieved by designing the source with low inductance cabling, selecting input capacitors of adequate value, and designing for the maximum required load.

## **Buck to Boost and Boost to Buck Operation**

Figures 126 and 127 on page 49 show the operation of the transition between buck to boost and boost to buck of the ISL78226, respectively. The test was performed using 12V and 48V batteries to simulate real-world conditions. The outputs were not loaded during the test. The top trace is the BT/BK pin. When the BT/BK pin is logic-level high (>2V), the ISL78226 will be operating in Boost mode. When the BT/BK pin is logic-level low (<0.8), the operation will be Buck mode. The second trace from the top is the soft-start pin (SS). The soft-start timing is adjusted by the value of a capacitor connected between the SS pin and ground. The value of the capacitor on the SS pin for this test was  $0.068\mu$ F. There is a  $5\mu$ A bias current charging the SS cap that creates the SS voltage ramp (dt =  $C*dv/5\mu A$ ). The conditions of the test resulted in a delta v and t of about 1.5V. Then,  $dt = (1.5V*0.068\mu F)/5\mu A = close to 20ms as seen in both$ curves. The last two curves show the supply rails (no loads) of the batteries used during the test.

# **Layout Considerations**

For DC/DC converter designs, the PCB layout is very important to ensure the desired performance.

- 1. Place input ceramic capacitors as close as possible to the VIN and AGND/PGND pins of the IC.
- 2. Place high quality ceramic bypass capacitors as close as possible to the power MOSFET stack from BAT48 to GND, see Figure 148. Keep this loop (ceramic bypass capacitors and MOSFET stack) as small as possible for each phase to reduce voltage spikes induced by the trace parasitic inductances when the MOSFETs are switching ON and OFF.
- 3. Place aluminum electrolytic capacitors across BAT48 close to the power MOSFET stack as well.

- 4. Keep the phase node copper area small in order to minimize capacitive coupling, but large enough to handle the load current and heat sinking requirements.
- 5. Place aluminum electrolytic and some ceramic capacitors close to the BAT12 side of the inductors and lower power MOSFET sources.
- 6. Place multiple vias under the thermal pad of the IC. The thermal pad should be connected to the ground copper plane with as large an area as possible in multiple layers to effectively reduce the thermal impedance. Figure 146 shows the layout example for vias on the IC bottom pad.
- 7. Place a  $10\mu$ F ceramic decoupling capacitor from the PVCC pin to GND as close as possible to the IC. Place multiple vias close to the ground pad of this capacitor.



FIGURE 146. RECOMMENDED LAYOUT PATTERN FOR VIAS ON THE IC BOTTOM PAD

- 8. Place a high quality  $1\mu$ F decoupling ceramic capacitor from the VCC pin to GND, and as close as possible to the IC. Place multiple vias close to the ground pad of this capacitor.
- 9. Regarding the driver ICs, keep the bootstrap capacitor as close as possible to the driver IC. Minimize both the resistance and inductance of this connection.
- 10. Keep the gate and source driver traces to the FETs as short as possible and with relatively large width (25 mil to 40 mil is recommended), and avoid using vias or a minimal number of vias in the driver path to achieve the lowest impedance, in other words avoid series vias.
- 11. Place the current-sense setting resistors and the filter capacitor (shown as R<sub>SETxB</sub>, R<sub>BIASxB</sub> and C<sub>ISENx</sub> in Figure 135 on page 54) as close as possible to the IC. Keep each pair of the traces close to each other to avoid undesired switching noise injection.
- 12. The current-sensing traces must be laid out very carefully since they carry tiny signals with only tens of mV. For the current-sensing traces close to the power sense resistor  $(R_{SENx})$ , the layout pattern shown in <u>Figure 147</u> is recommended. Assuming the  $R_{SENx}$  is placed on the top layer (red), route one current-sense connection from the middle of one  $R_{SENx}$  pad in the top layer under the resistor (red trace). For the other current-sensing trace (green trace), from the middle of the other pad on  $R_{SENx}$  top layer, after a short distance, via down to the second layer, and route this trace right under the top layer current-sense trace.



FIGURE 147. RECOMMENDED LAYOUT PATTERN FOR CURRENT-SENSE TRACES REGULATOR

13. Keep the current-sensing traces far from noisy traces such as gate driving traces (LGx, UGx, and PHx), phase nodes in the power stages, BOOTx signals, output switching pulse currents, driving bias traces, input inductor ripple current signals, etc. It is recommended that these two traces per phase are shielded between two quiet ground planes.

# **Layout Philosophy**

The objective of a good printed circuit board layout is to isolate noisy aggressor traces (voltage nodes) from quiet signal victim traces. An aggressor trace is one that is capable of impressing an artifact of itself onto another signal trace, called the victim. This could be accomplished by two mechanisms. Rapidly changing currents cause rapidly changing magnetic fields. These fields impress this artifact onto a potential victim trace via mutual inductance, or Faraday's law. As the victim trace is separated in distance from the source of the magnetic field the disturbance is decreased. The second method is that an aggressor trace that has a rapidly changing voltage can capacitively couple an artifact of its voltage signal to the victim via changing the electric field. Again as before, the mitigation is to separate the victim from the aggressor.

- Place ceramic capacitor(s) as close as possible to the IC's constant voltage pins such as PVCC, V6, MCULDO, V12, BAT12, and VCC to prevent them from becoming victims. The ground side of these "bypass" capacitors should connect with low impedance (resistance plus inductance) to the IC thermal pad and ground pins of the IC. Short and wide traces with no vias is optimum.
- The most major example of an aggressor trace is the phase node(s). They carry both high switching current and voltage. and with fast transition rates. The major components of the phase node are two FETs and an inductor. Trapezoidal current flows alternately from each of the FETs to the inductor. The inductor current is a triangular combination of the two trapezoids. Consider two current loops, one when the high-side FET is on and the other when the low-side FET is on, see Figure 148. When the high-side FET is on, provide for a local source of current from a bypass capacitor. Connect this local input voltage source capacitor, the input side to the drain of the high-side FET, and the ground side to the source of the low-side FET. Minimize the impedance of this node to the ground side of the output capacitors by using a ground plane. The area of the phase node must be kept small to minimize capacitive coupling to other nodes, but large enough to dissipate heat from the power processing components. Do not route potential victim traces near any phase node.



FIGURE 148. RECOMMENDED LAYOUT PATTERN FOR PHASE NODE

- A "boot" voltage needs to be generated at each FET driver IC because N-channel FETs require a gate-to-source voltage higher than any voltage otherwise available in an application to turn them on. This is achieved by charging a boot capacitor during the on-time of the low-side FET. This capacitor acts as the power source for the high-side FET driver. Although average currents are very low, peak currents for short time intervals are very high. The boot capacitor should be connected to the driver IC via very low impedance routing, wide, and short.
- The six external FET drivers, both low-side and high-side, require low impedance connections to their respective gates and sources. Use short and wide routing traces, ideally with no vias. If vias are used, place multiple vias side by side to minimize routing resistance.
- Place multiple vias under the thermal pad of the IC and connect them to all of the available ground planes. Each parallel via represents a thermal conductor and an electrical admittance. Use them liberally, see Figure 146 on page 118.
- The ISL78226 controller IC issues six PWMx signals that command the driver ICs to control the FETs. The PWMx signals can be tri-state and noise may cause incorrect selection of the proper FET state. These traces should not be routed near aggressors such as phase nodes nor should they be routed near potential victims such as current-sense shunt feedback traces.
- · Current-sensing resistors, sometimes called "shunts", require special considerations during their layout. These devices must be connected Kelvin style as shown in Figure 147 on page 119. The sensed voltage must be sensed exactly at the shunt terminals. A common problem encountered routing shunts, is that if one side of the shunt is connected to a common terminal, such as GND or BAT12, a layout tool will not flag an error if this connection is not geometrically correct! Verify that the shunts are Kelvin connected. Specific to the ISL78226, each of the six phase resistors measure current into or out of BAT12, and the flyback shunt measures current into ground. Voltages measured on shunts are always necessarily small. They are also the most common victim seriously enough affected by a layout error to render the layout inoperable. Do not route shunt traces near aggressors such as phase nodes. Shunt routing and the controller IC itself should be placed favoring the lower noise BAT12 side of the board. current-sense trace pairs should be placed side by side or one on top of the other as shown in Figure 147.



# **Revision History** The revision history provided is for informational purposes only and is believed to be accurate, but not warranted.

Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Oct 19, 2017	FN8887.2	Corrected typos throughout document and added links Features, 6th bullet, page 1: changed from: Average current output with ±1.5% accuracy
		To: 2% Current Monitor Gain Accuracy from 0 to full-load
		Updated figures throughout
		Updated SLOPE_FLY pin description on page 6
		Corrected MODE pin description on page 9
		Corrected application guidance regarding IMON on page 10
		Corrected and added guidance regarding phase adding
		Added transient response curves; added Buck Bode and Boost Bode plots
		Added Figures 131, 133, and 141
		Updated Table 8 values for Phase Drop and Add
		Updated "Loop Compensation Design - Boost" and "Loop Compensation Design - Buck" sections
		Added "Loop Compensation Design, Boost and Buck" section
		EC table:
		Internal LDO Line Regulation at PVCC pin, max from 0.8 to 1.0
		Flyback controller primary side overcurrent limit threshold, min limit from 55 to 50
		Transconductance gain, nominal from 2 to 0.3
		COMP output voltage high, max from 3.9 to No USL
		Slope accuracy, min from -20 to -25
		Slope accuracy, max from 20 to 25
		• RSET test conditions from $1k\Omega$ to $998\Omega$
		IMON output current, changed in many places
		IMON gain, new spec
		Cycle by cycle peak current limit, OC1 threshold for individual phases (buck mode), max
		<ul> <li>Peak current hiccup/latch off protection (OC2) for individual phases (Boost mode), min</li> </ul>
		<ul> <li>PD_CTRL pin pull up current (master device only)</li> </ul>
		IMON pin voltages for phase dropping, to phase adding, min
		Phase adding threshold hysteresis
Apr 6, 2017	FN8887.1	Enhanced the legibility of the "Block Diagram" and "Typical Application Schematics" sections.
· · p· · o, = o = ·		Corrected typos and test conditions in the "Electrical Specifications" section.
		Corrected typos throughout document.
		Updated "Minimum SLOPE_FLY Pin Voltage to Disable Flyback Controller" on page 19 removed typical and
		changed maximum spec from "V6" to "V <sub>CC</sub> "
		Removed minimum spec for "Recommended MODE Pin Setting Resistor Value from MODE Pin to GND Switchi
		Mode = DE/Fault Response = Hiccup" on page 28.
		Updated, corrected, and added to "Typical Performance Curves" section starting on page 29.
		Updated, corrected, and added to "Operation Description" section.
		Updated "Boot Refreshing" on page 53.
		Updated "Current Sense" on page 54.
		Updated Figure 135 on page 54.
		Updated Equation 9 on page 55.
		Updated "Initialization and Internal Bias Circuit Startup" on page 58.
		The "soft-on" period was increased from 15ms to 100ms on page page 60.
		"Flyback Output (V12/V6) Over/Undervoltage Detection and Protection" on page 62.
		Updated "Control and Status Registers" starting on page 66.
		Added "Application Information" and "Layout Philosophy" sections.
		Updated "Layout Considerations" on page 118.

# **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <u>www.intersil.com</u>.

For a listing of definitions and abbreviations of common terms used in our documents, visit: www.intersil.com/glossary.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at <u>www.intersil.com/support</u>.



# **Package Outline Drawing**

Q64.10x10H

64 LEAD THIN PLASTIC QUAD FLATPACK PACKAGE WITH EXPOSED PAD (EP-TQFP) Rev 0, 4/15











RECOMMENDED LAND PATTERN

For the most recent package outline drawing, see <u>064.10x10H</u>.



BOTTOM VIEW



#### NOTES:

- 1. All dimensioning and tolerancing conform to ANSI Y14.5-1982.
- ∠2 Datum plane H located at mold parting line and coincident with lead, where lead exits plastic body at bottom of parting line.
- △ Datums Band D to be determined at centerline between leads where leads exit plastic body at datum plane .
- Dimensions do not include mold protrusion. Allowable mold protrusion is 0.25mm. per side.
- 5 These dimensions to be determined at datum plane  $\mathbf{H}$ .
- 6. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package.
- Dimension b does not include dam bar protrusion. Allowable dam bar protrusion shall not cause the lead width to exceed the b dimension by more than 0.08mm. Dam bar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07mm.
  - riangle Exact shape of each corner is optional.
- 8. Controlling dimension: millimeter.
- 9. This outline conforms to JEDEC publication 95 registration MS-026, variation ACD.
- 10. Dimensions in ( ) are for reference only.

