

# 120-0088-000

## ERRATA EMBER<sup>®</sup> EM351, EM357

The document describes issues that pertain to the Ember EM351 and EM357 ICs.

This Errata refers to the following releases of the chip data sheet:

• 120-035X-000 revision G

The EM351 and EM357 chips have the following issues:

### 1 SYSRESETREQ causes lockup when asserted in full clock mode

There is a bug in the chip, which means that when using external debuggers the chip may lock up in certain CPU clock modes. Affected modes are operating the CPU at 24 MHz derived from the 24 MHz crystal, or 12 MHz derived from the high frequency RC oscillator. If an external debugger tool asserts SYSRESETREQ, the chip will lock up and require a pin reset or power cycle.

SYSRESETREQ is an ARM Cortex

This error condition applies to operation with a debugger; it does not affect devices in the field.

#### Affected Conditions

This issue is present in revisions A and B of silicon.

#### Workaround

Silicon Labs has confirmed by tests, and by discussion with IAR, that the IAR ARM debugger does not assert SYSRESETREQ, and therefore will not exhibit this issue. Other debuggers have not yet been tested, and therefore may exhibit this issue.

It is recommended to use the IAR toolchain for debugging the EM351 and EM357.

Customers should not write to the SCS\_AIRCR register directly from application code. The EmberZNet HAL reset APIs should be used instead which ensure that the chip is in a safe clock mode prior to triggering the reset.

### 2 ARM<sup>®</sup> Cortex<sup>™</sup>-M3 Errata

ARM published an Errata for the Cortex-M3, which can be found on ARM's public website.

http://infocenter.arm.com/help/topic/com.arm.doc.eat0420d/Cortex-M3-Errata-r2p1-v3.pdf

The version of the Cortex-M3 in the EM35x chips is r1p1.

There are 6 "category 2" errata in this release. "Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications."

#### 429964: Async not generated if no trace in previous session

ETM is not implemented in the EM35x chips, so does not apply.

429965: Trigger packets sometimes not inserted in trace stream

ETM is not implemented in the EM35x chips, so does not apply.

#### 563915: Event Register is not set by interrupts and debug

Ember software uses the WFI instruction instead of the WFE instruction when sleeping, therefore is not affected.

□ signal that ca

## 120-0088-000

#### 602117: LDRD with base in list may result in incorrect base register when interrupted or faulted

Ember software supports the IAR EWARM toolchain. Versions 5.30 and later do not utilize the affected instructions.

#### 740455: SVC and BusFault/MemManage may occur out of order

Ember software does not currently use the SVC instruction, therefore is not affected.

#### 752419: Interrupted loads to SP can cause erroneous behaviour

No compilers currently available for Cortex-M3 generate code that would be affected. Users should review any application code they have written in assembler and apply the workaround if necessary. Ember software does not include any assembly affected by this problem.

There are also some "category 3" errata: "Behavior that was not the originally intended behavior but should not cause any problems in applications."

#### **Affected Conditions**

These issues are present in revisions A and B of silicon.

#### Workaround

Silicon Labs has confirmed.





#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

#### http://www.silabs.com