

General Description

The data converter evaluation platform (DCEP) is a PCbased platform that provides a comprehensive tool for evaluating Maxim's high-speed analog-to-digital converters (ADCs). A field programmable gate array (FPGA) provides a flexible data interface that supports single-ended and differential signaling. When configured for differential signals, 64 signal pairs are arranged in four buses of 16 bits each with an additional eight pairs (two per bus) dedicated as clock inputs. When the data interface is configured for single-ended operation. 72 channels comprising four 18-bit buses are available for data. In this configuration, eight clock inputs are available. Data records of up to 4 mega-words (Mw) per channel can be captured by the FPGA and stored in onboard memory. Data transfer and board control are realized through a USB 2.0-compliant interface to a personal computer (PC) running Windows® XP operating system (OS) with Service Pack 2 (SP2) or later.

An intuitive graphical user interface (GUI) is included to allow user control of the hardware and processing of the captured data. Fast Fourier transform (FFT) analysis provides both single- and multi-tone dynamic analysis. A histogram function allows the plotting of integral nonlinearity (INL) and differential nonlinearity (DNL). Control features include adjustable timing for optimal data capture, frequency calculation for coherent sampling, record-length selection, and standard FFT windowing functions.

The DCEP operates from a single external 5V/4A power supply, provided with the board.

Windows is a registered trademark of Microsoft Corp.

Features

- **♦ FPGA Configuration Through PC and USB Port**
- ♦ 64Mw x 16-Bit Data Capture **Captures Entire Frames of Complex Real-World Signals**
- ♦ Input Rate Up to 800Mwps
- ♦ Flexible Device Under Test (DUT) Digital Interface
- ♦ Supports Numerous I/O Standards 3.3V, 2.5V, and 1.8V LVCMOS **LVDS LVPECL**
- ♦ USB 2.0 Communications (480Mb/s)
- ♦ Single 5V Supply Operation (Power Supply Included)
- ♦ Intuitive GUI-Based Software (Jumperless Hardware Configuration)
- ◆ Data Processing Powered by MATLAB®
- ♦ LEDs to Display Board and FPGA Status
- **♦ Command Line Program Available**
- ♦ Supports Parallel- and Serial-Output ADCs
- ♦ High-Speed, High-Density DUT Connectors

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DCEP	0°C to +35°C	Board

MATLAB is a registered trademark of The MathWorks, Inc.




Figure 1. DCEP Block Diagram

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

5V _{DC} 5.5V	Operating Temperature Range0°C to +35°C
Continuous Power Dissipation (T _A = +25°C)15W	Storage Temperature Range60°C to +125°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(5VDC = 5V, TA = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum Clock Rate				1		MHz
Maximum Clock Rate				400		MHz
Maximum Input Word Rate				800		Mwps
Input Bus Width		(Note 1)	1		64	Bits
Data Record Length		Per input channel (Note 1)	256		4M	Words
Record Block Resolution		(Note 1)	256			Words
Supply Voltage Range	5V _{DC}			5		V
Supply Current		(Note 2)		1.4	•	А

Note 1: Defined or constrained by software and firmware.

Note 2: Based on typical ADC configuration.

Board Connections

Table 1. DCEP Connector Definitions

NAME	DESCRIPTION
J1	USB 2.0 Port, Type B Connector
J2, J12	Do Not Connect (for future use)
J3	JTAG FPGA Programming Port
J4	External 5V Power-Supply Connection. Connect the supplied 5V/4A power supply to this connector.
J5/J6	High-Speed Input Bus Connectors. The pinout of this connector is EV kit/FPGA firmware-specific.
J7	DDR-II (PC2-3200) DRAM Connector
J11	Clock Input. Optional external capture clock input, AC-coupled with adjustable threshold.
J10	Trigger Input. Optional external trigger input, DC-coupled logic input with adjustable threshold.




Figure 2. Data Converter Evaluation Platform (PCB Photo)

Quick Start

Required Equipment

- User-supplied PC running Windows XP SP2 (or compatible) with a spare USB 2.0-compliant port
- (Optional) Internet-capable PC
- (Optional) CD-ROM drive

Note: In the following sections, software-related items are identified by bolding. Text in **bold** refers to items directly from the DCEP software. Text in **bold and underlined** refers to items from the Windows operating system.

Setup Procedure

- 1) Complete the software installation. See the *Software Installation* section.
- 2) Connect the 5V/4A supply to J4.
- 3) Connect the USB cable to a USB 2.0-compliant PC port and J1 on the DCEP. Each time the DCEP board is connected to a different USB port on the PC, the OS requests the driver installation. See the *Driver Installation* section.
- 4) Connect the desired ADC EV kit to J5/J6, as indicated in the respective EV kit data sheet.
- 5) Apply power to the ADC EV kit.

6) Start the DCEP application on the PC.

_Detailed Description of Hardware

The data converter evaluation platform (DCEP) is a data-capture device for use with high-speed analog-to-digital converters (ADCs). It interfaces with Maxim's high-speed data converter EV kits using a flexible data bus. The data bus is configurable to support either single-ended or differential logic standards to meet specified requirements of numerous converters.

The DCEP is controllable through a user-supplied PC running Windows XP SP2 (or compatible) OS, with a spare USB 2.0-compliant port and Maxim's proprietary software. The software is GUI based to provide user control for data capture, processing, and displaying results. Data processing is powered by MATLAB, an industry-recognized tool for math-based analysis.

A single 5V/4A power supply is required and is included with the DCEP. Software controls the DCEP onboard power supplies for the DRAM, FPGA, and DUT interfaces through USB.

Product-specific FPGA firmware is available for use with the DCEP. The firmware defines the interfaces for data capture and transfer to the PC.

Converter Interface

The DCEP interfaces to Maxim ADCs through connectors J5 and J6. The configuration of these connectors is dependent on FPGA firmware. The I/O connector is arranged in a default configuration of two 16-bit LVDS buses with two clock inputs—one clock at each end of the bus. Device-specific modules map the I/O interface to meet the requirements of the specific EV kit.

J5 and J6 are Samtec QTH-060-01-L-D-A connectors; use Samtec part number QSH-060-01-L-D-A for mating applications. Mechanically securing the boards is recommended for reliable direct interfacing. Captive nuts, stand-offs, and cap screws are provided for this purpose. Optional cables are available from Samtec to provide physical separation of the boards. Order part number HQCD-060-xx.yy-STR-TBR-1 directly from Samtec (where xx.yy is the length of the cable in inches). Layout requirements for ADC EV kits are shown in *Appendix A*.

USB Interface Connector

The DCEP communicates through the PC USB 2.0 port for high-speed data transport. Connector J1 (USB type-B connector) is the designator for the USB port on the DCEP. The DCEP draws less than 100mA of current from the PC to power the USB interface circuitry.

Power Connector

The primary power supply for the DCEP is 5V, applied through power connector J4. The nominal current requirement for this supply is 1.4A when the FPGA is configured for a typical ADC interface. Additionally, pads are provided to allow a standard bench-type power supply to be used in place of the provided power cube.

Status LEDs

The DCEP contains five sets of LEDs to indicate the status of the FPGA and on-board power supplies. The first set of indicators is located between power connector J4 and USB connector J1. These four LEDs provide visual indicators for the 5V external source (V5RAW), the SDRAM (VDDQ and VTT), and the USB 5V (VUSB) supplies.

The second LED bank is also the largest, consisting of eight indicators. These indicate the programmed state of the on-board power supplies for the FPGA, the I²C, and SPI™ bus supplies. See Table 2 for specific information on these indicators.

The next two banks are located between the TRIG and CLOCK SMA connectors. The function of these indicators is dependent on the FPGA configuration in use. Refer to the specific module documentation for more information.

SPI is a trademark of Motorola Inc.

Table 2. Indicator LED Definitions

LED LABEL	FUNCTION	TYPICAL OPERATING STATE
VINTCTL1	Combined with VINTCTL2; indicates programmed level of the FPGA internal supply (see Table 3 for adjustment settings)	On
VINTCTL2	Combined with VINTCTL1; indicates programmed level of the FPGA internal supply (see Table 3 for adjustment settings)	On
SHDN_I2C	Indicates I ² C bus has been disabled	Off
SPI_FS	Indicates SPI bus voltage is forced from on-board supply	Off
VU3.3V	Indicates USB-powered 3.3V bus is active	On
VF3.3V	Indicates main 3.3V power bus is active	On
VAUXCTL1	Combined with VAUXCTL2; indicates programmed level of the FPGA auxiliary supply (see Table 3 for adjustment settings)	On
VAUXCTL2	Combined with VAUXCTL1; indicates programmed level of the FPGA auxiliary supply (see Table 3 for adjustment settings)	On
VIOCTL1	Combined with VIOCTL2; indicates programmed level of the FPGA I/O supply (see Table 3 for adjustment settings)	On
VIOCTL2	Combined with VIOCTL1; indicates programmed level of the FPGA I/O supply (see Table 3 for adjustment settings)	On

Table 3. Supply Margin Adjustments

CTL2	CTL1	SUPPLY OUTPUT
0	0	Off
0	1	Nominal - 4%
1	0	Nominal + 4%
1	1	Nominal

Note: Software default is nominal for all supplies. The user can alter this setting if required.

The final two LEDs are located between the FPGA and the INPUT connectors (J5 and J6). These two LEDs provide the status of the FPGA I/O supply and are listed in Table 2.

_Detailed Description of Software

Software Installation

The DCEP installation is performed by an InstallShield® application, which is located on the CD-ROM that is included with the EV kit. Insert the CD-ROM in the PC CD drive. Open the folder for this drive and double-click on the DCEP Installation DDMMMYY.exe file. Note that DDMMMYY indicates the day, month, and year of the available software build. Check www.maxim-ic.com/tools/evkits for updates. The installation requires some input from the user to complete this process. Figures 3–11 display the progression through the various windows of the software installation.

InstallShield is a registered trademark of Acresso Software Inc./InstallShield Co., Inc.




Figure 3. InstallShield Wizard—Software Installation (click Next to continue)




Figure 4. Customer Information—User Input (click **Next** to continue)




Figure 5. Destination Folder—Use the Default or Define a Specific Installation Location (click Next to continue)




Figure 6. Ready to Install the Program—Verify Installation Options (click **Install** to continue)




Figure 7. Installing DCEP—Installation in Progress (when completed, a Finished button appears to exit installation process)

Driver Installation

Windows automatically detects the presence of the DCEP when it is connected. The first time this occurs on any given USB port, Windows requests the installa-

tion of the hardware driver. The installer initially requests to connect to Windows Update. Select the **No**, **not this time** radio button and click the **Next** button to proceed.




Figure 8. Found New Hardware Wizard—Start Hardware Driver Installation (select No, not this time, and click Next to continue)




Figure 9. Install Software Automatically (click **Next** to continue)

Note: The driver is not registered with Microsoft; therefore, a warning message appears next.



Figure 10. Driver Warning Message (click **Continue Anyway** to complete the installation)




Figure 11. Completed Installation Notification (click **Finish** to exit)

Note: The driver installation may execute more than one time. Follow this procedure each time it appears.

Running the Application

The installation process adds the program to the listing available from the system's **Start** menu (Figure 12). Figure 13 depicts the main application window.




Figure 12. Link to Start the Application

Menu Structure and Function

There are several menu options available under the main application window's menu bar: **File**, **View**, **Hardware**, **Window**, and **Help** (Figure 13).



Figure 13. Main Application Window at Startup




Figure 14. File Menu Options

File Menu Options: The options available under the File menu item are New, Open, Close, Save, Save As, a list of the four most recent databases, and Exit (Figure 14). New starts a new database and requires the definition of a device-specific module and database name. See the Opening a New Database section to find more details on this option. Open allows the user to select a previously saved database. Close, Save, and Save As are only available if a database is currently open. Exit saves and closes the current database and ends the application.

View Menu Options: The **View** menu item (Figure 15) provides several options for configuring the workspace. Options are available to activate the various toolbars, workspace windows, database options, and Excel export options. The **Database Preferences** and **EXCEL Exports** options will be of primary interest to the user.




Figure 15. View Menu Options

Selecting **Database Preferences** opens a new window (Figure 16) with the ability to modify various parameters stored in the database. The first category is **Data Entry** and handles the default suffixes for entering signal frequencies and amplitudes, along with the supply suffix.

The second category is **Math Options**. **Coherent Calculation Mode** selects the use of either a **Prime** or an **Odd** number of input cycles for frequency calculations. **Signal Search Span** determines how many FFT bins to include in the peak search for the fundamental and harmonic frequencies.

Maxim has several application notes available that cover the evaluation of ADCs:

- Application Note AN1040: Coherent Sampling vs. Window Sampling (<u>www.maxim-ic.com/appnotes.cfm/an_pk/1040</u>)
- Application Note AN728: Defining and Testing Dynamic Parameters in High-Speed ADCs, Part 1 (www.maxim-ic.com/appnotes.cfm/an_pk/728)

 Application Note AN729: Dynamic Testing of High-Speed ADCs, Part 2 (http://www.maxim-ic.com/appnotes.cfm/an-pk/729)

The final category in this window is **Graph Options**. The user can choose to label the FFT plot with any number of harmonics. A value of 1 in the Number of Harmonics To Label box labels only the fundamental. Since low-level harmonics are not usually of interest, the user can adjust the Harmonic Level Threshold for labeling. The value entered here is in dBFS (dB relative to the full-scale range of the ADC). Any harmonic below this level is not labeled. Finally, when using coherent sampling, the data can be viewed as a single cycle. The Unscramble Raw Code option, when True, causes the time stream data to be resequenced into a phase-ordered dataset. The unscrambled (phaseordered) view is useful for showing timing glitches in the data-capture interface. Examples of unscrambling are shown in Figures 17 and 18.




Figure 16. Database Preferences Window




Figure 17. Data Plotted as Captured

Evaluates: High-Speed Data Converters (ADCs)




Figure 18. Data Unscrambled

MIXIM 16

Hardware Menu Options: The options available under the Hardware menu item are shown in Figure 19. The option of primary interest to the user is **Device** Modules. Device-specific modules provide softwareand FPGA-configuration information required to interface with a specific Maxim EV kit. **Device Modules** provides two selections, **Add** and **Manage**. These allow the user to add new device-specific modules (Figure 20) to the existing list of modules, or to manage (add/delete) the existing list (Figure 21).

The latest device-specific modules can be downloaded from **www.maxim-ic.com/tools/evkits**.




Figure 19. Hardware Menu Options




Figure 20. Add Module Window




Figure 21. Module Manager Window




Figure 22. Window Menu Options

Window Menu Options: The **Window** menu item (Figure 22) provides options that control the display of the channel data windows. The data windows can be tiled horizontally (Figures 17 and 18) or vertically (Figure 23). The active data channel can be selected here or by selecting the desired channel data window.

Help Menu Options: The **Help** menu item provides an **About** option, which provides the current build release and access to the PC system information.

Evaluates: High-Speed Data Converters (ADCs)

		₫ 6	Lardware Window Itel												
Parameter Value Units Harmonic Froquency Units Parameter Value Units Harmonic Froquency Units Parameter Value Units Harmonic Froquency Units Parameter Units		ў è	×	Channel #1					×	Channel #2					Č.
Signate Calculation Calc	Second Color Col		1	Parameter		Units	Harmonic Bin	Harmonic Frequency		Parameter	Value	Units	Harmonic Bin	Harmonic Frequenc	/ Units
155 Mtz 155	15 15 15 15 15 15 15 15	PURPLEMENT LANGUAGE BANK BANK BANK BANK BANK BANK BANK BANK		Signal (1)						Signal (1)					
155 MHz 1 1 1 1 1 1 1 1 1	150 High	I Clock (CLK)		Amplitude	-1.509	dBFS				Amplitude	-0.327	dBFS			
# 1	State Column Co	ency	5 MHz	SNR	52.156	용				SNR	52.404	8			
Ho 19,28 dig Ho 19,28	1		Bm	SINAD	52.147	g B				SINAD	52.401	용			
STORE 17.5.913 dbc 17.5.913 db	1			월	-79.208	ğ				원	-84.710	dBc			
Packed 1999		hannel II1)		SFDR	72.913	쯍				SFDR	72,486	dBc			
HO(2)			95750427	HD(1)	0.000	蜀	31575	65.074	끂	HD(1)	0000	dBc	31575	65.074	MH
HC(3)	1		Bm	HD(2)	-97,523	dBc	2385	4,915	캎	HD(2)	-91.745	ğ	2386	4.917	MHz
HC(4)	Part			HD(3)	-84.864	dBc	29189	60.157	작	HD(3)	-88,288	Эğ	29189	60.157	MHz
Puck	Part	Input (Channel #2)		HD(4)	-84.070	ğ	4772	9.835	갶	HD(4)	-90,615	dg	4772	9.835	MHz
HO(6)	No.		set Binary	HD(5)	-83.400	æ	26803	55.239	MHZ	HD(5)	-100.108	ğ	26802	55.237	MA
HC(7)	Part		95750427.	(9)QH	-101.357	ф	7154	14.744	M42	(9)QH	-95,798	æ	7158	14.752	M72
HC(8)	Part		Bm	HD(7)	-85.604	σgς	24417	50.322	WF.	HD(7)	-82.736	ф	24417	50.322	MH2
at Hammorics Frequency Calc. 20 Pro(10)	Particular Par	ink To:		HD(8)	-100.262	ďg	9543	19.668	ME	HD(8)	-99.934	dBc	9545	19.672	MHz
Hammorics Included in Calcula 6 HO(10) 993.260 dBc 119930 24,587 MHz HO(10) HO(11) 992.148 dBc 19645 40.447 MHz HO(13) HO(12) 993.86 dBc 14316 29,504 MHz HO(13) HO(13) 993.86 dBc 17261 35,574 MHz HO(13) Calculadae HILD Components True HO(13) 994.851 dBc 19688 39,339 MHz HO(14) Calculadae HILD Components True HO(14) 993.86 dBc 19702 MHz HO(15) HO(15) 994.851 dBc 19688 39,339 MHz HO(15) HO(15) 994.851 dBc 19688 39,339 MHz HO(15) HO(15) 994.851 dBc 19688 39,339 MHz HO(15) Capture Clock Source DUT Clock Mode DUT Clock Mode DUT Clock Mode DUT Clock Mode DOM LOKE Mode DOM LOKE Mode DOM LOKE Mode DOM LOKE Mode DOM (Max) 0.235 LS8 1988 19.174 MHz HO(19) DOM (Max) 0.235 LS8 1988 19.174 MHz HO(19) DOM (Max) 0.0455 LS8 19.184 MHZ HO(19) DOM (Max) 0.0456 LS8 19.184 MHZ HO(19) DOM	Particular Par	Lanculation Updions		(6)OH	-88,667	ğ	22031	45.404	주는 교육	(6)QH	-96.657	dBc	22031	45.404	WH2
HO(11)		Harmonics Included in Calcula 6		HD(10)	-93,260	dBc	11930	24,587	MH2	HD(10)	-100.217	ď	11928	24.583	MHz
Calculate PT True	Colour C	IMD Products Included in Calc 3		HD(11)	-92.148	ğ	19645	40.487	끂	HD(11)	-92.121	ф	19645	40.487	MHz
Calculate Hit Components True HO(13) -99.926 dRc 17261 35.574 MHz HO Calculate Hit Opman True HO(14) -103.774 dRc 14672 39.422 MHz HO Calculate Mit Opman True HO(15) -94.951 dRc 14973 30.652 MHz HO Calculate Diol. Source DUT Clock Mode DUT Clock Delay 32 MRz HO HO 44.952 dBc 12487 25.735 MHz HO Capture Clock Source DUT Clock Delay 32 MB 1262.230 dBc 12487 25.735 MHz HO DUT Clock Delay 32 MB 1262.230 dBc 12494 44.257 MHz HO DUT Clock Delay Auto DOM, (Max) 0.235 LSB 180 180 180 180 180 180 180 180 180 180 180 180 180 180 180 180 180	Post	Calculate FFT True	9	HD(12)	-90.586	dge	14316	29.504	至	HD(12)	-111.124	dBc	14316	29.504	MH
Calculate INL. Calculate INL	Hotte		9	HD(13)	-99.926	dBc	17261	35.574	갶	HD(13)	-88.802	ф	17259	35.570	MHz
Calculate INL. True HO(15) -94-651 dRc 14673 30.652 NHt HO Calculate DNL.	Package bill The Ph(15) 94.851 die 14873 30.652 MHz Ph(15) 95.8564 die 14873 30.652 MHz Ph(16) 95.864 die 19088 39.339 MHz Ph(16) 96.818 die 19088 39.339 MHz Ph(16) 96.818 die 19088 39.339 MHz Ph(17) 94.922 die 12487 25.735 MHz Ph(17) 94.925 die 12487 MHz Ph(18) 95.735 die 12474 41.257 Ph(18) Ph		90	HD(14)	-103.774	dBc	16702	34.422	MA	HD(14)	-69,833	ğ	16702	34.422	MZ
Policy	Hot(16)		9	HD(15)	-94.851	ф	14873	30.652	끂	HD(15)	-93.864	дg	14873	30.652	MHz
Ho(17)	Holis Holi	Calculate DNL	e	HD(16)	-93.066	정	19088	39.339	갶	(9t)QH	-96.918	ğ	19088	39.339	쮼
At a concern of the control of the c	NE days Hot(s) -102 230 dbc 21474 44.257 MHz Hot(s) -97.195 dbc 21474 Hot(s) -97.195 dbc 21474 Hot(s) -97.195 dbc -97.195 dbc -97.195 dbc -97.195 MHz Hot(s) -97.195 dbc -97.195 dbc	Control Options	1001	HD(17)	-94.992	dBc	12487	25.735	MA	HD(17)	-91.761	dBc	12487	25,735	MH2
HD(19)	HD(19) Sec. Sec. Sec. Sec. Sec. Sec. Sec. Sec.		Clock	HD(18)	-102.230	dBc	21474	44.257	MH2	HD(18)	-97.195	dBc	21474	44.257	MHz
HD(20)	HD(20) -95.578 dBc 23860 49.174 MHz HD(20) -93.895 dBc 23860 49.174 MHz -93.895 dBc			HD(19)	-85.846	gg Gg	10101	20.818	W.	HD(19)	-89,739	dBc	10101	20.818	MHz
hold 1.25 V IN. (Max) 0.235 1.58 IN. (Mn) de Auto IN. (Mn) -0.354 1.58 IN. (Mn) -0.354 1.58 IN. (Mn) -0.455 1.58 IN. (Mn) IN.	1.25 V 10.4 (Max) 0.235 LSB 10.4 (Max) 0.354 LSB 10.4 (Max) 0.354 LSB 10.4 (Max) 0.459 LSB 10.4 (Max) 0.451 LSB 10.4 (Max) 10		MIDCKEL	HD(20)	-95.578	ğ	23860	49.174	갶	HD(20)	-93.895	æ	23860	49.174	WH2
PML (Min)	FML (Mn)		57	IM. (Max)	0.235	1.58				IM. (Max)	0.399	158			
rity Low DML (Max) 0.257 LSB DML shold 1.5 V DML (Mn) -0.465 LSB DML 1.8 V 450 V P P P pe of dgaled date from the DUT P P P P P P P P P P DML P DML	rity Low DNL (Max) 0.257 LSB DNL (Max) 0.418 LSB strond 1.5V DNL (Mn) -0.465 LSB DNL (Mn) -0.421 LSB 9 450 V 450 V		0	INL (Min)	-0.354	857				IM. (Min)	-0.439	158			
schold 1.5 V DML (Min) -0.465 LS8 DML 1.8 V y 1.9 V Type pe of digital data from the DUT Parameters LADC Record Info The DML Mormalized Data Life Life Life Life LMC Mornal MML MML DML	shold 15V ONL (Mm) -0.465 LSB ONL (Mm) -0.421 LSB 1.8V 450 × 9 450 × 1 Type pe of digital data from the DUT Type Parameters A ADC Record Info The Above and Annualized Data A Normalized Dat		>	DML (Max)	0.257	158				DNL (Max)	0.418	851			
1.8 V Type 1 data from the DUT Per ameters ADC Record Info The Burneline Dut The Burn	18V 190 190 190 190 190 190 190 19		>	DNI. (Min.)	-0.465	857				DNL (Min)	-0.421	857			
y 450 v Type pe of digital data from the DUT Per ameters ▲ ADC Record Info TRaw Data ★ Normalized Data ★ Firfo ★ Firfo ★ Firfo ★ FIN ★	1 Special data from the DUT Table of data from the DUT Table Second Info Table Second		>	7000000											
Type of digital data from the DUT Parameters A ADC Record Info WINL DN WINL DN Parameters A ADC Record Info	Type Type Type Type Type The of data data from the DUT The world dat														
Parameters A ADC Record Info	Parameters M.	Digital Data Type indicate the type of digital data from the	ne DUT												
Antiferrorry and the second se		ADC Test Decembers 1 LADC P.	Second Tofo	Raw Data	Normalized Data	FE	F Info LI He	Stogram MINL	DNE	Raw Data	Normalized Data	LI FF.	FInfo Hrs	togram 14 INL	DNL
ADC Notes		ADC Notes													4

Data Converter Evaluation Platform

(DCEP) User's Guide

Figure 23. Data Windows Tiled Vertically




Figure 24. Module Selection Window for a New Database

Opening a New Database

The software requires that a database and device-specific module be opened to define the ADC that will be evaluated. Select **File** -> **New** to select a module and open a new database (Figure 14). After saving the initial database, the device-specific module does not have to be redefined.

When opening a new database, the device module selection window pops up, allowing the user to select from the current list of installed device-specific modules. Select the appropriate module and click on **New** to proceed (Figure 24).

After selecting the device-specific module, another window opens allowing the user to specify the location and name of the new database. These files are typically stored in the **Database** folder that is created during software installation (Figure 25).

The program builds the new database, programs the FPGA, and populates the screen (Figure 26) with the default windows to control the specified ADC EV kit.





Figure 25. Select the Database Folder and Enter the New Database Name

Evaluates: High-Speed Data Converters (ADCs)



Data Converter Evaluation Platform

(DCEP) User's Guide

Figure 26. Populated Workspace

Preparing to Capture Data

There are several parameters in the **ADC Test Parameters** pane (located along the left edge of the workspace, as shown in Figure 26), which must be set to properly capture and analyze data from the ADC.

The first set of parameters has to do with the size of the record and FFT windowing functions. Windowing is typically not applied when coherent sampling is utilized. Figure 27 highlights the **Number of Points** field that determines the size of the record to acquire. The record size applies to each channel captured; therefore, setting the record size to 65,536 for a dual-chan-

nel device captures and transfers to the PC a total of 131,072 samples and results in a 32,768-point FFT plot per channel. The record size is forced to be a power of 2. Limitations in the analysis routines inhibit the **Raw Data**, **Normalized Data**, and **FFT** plots when records greater than 4Mw are used. The maximum record length is also dependent on the type of device being tested. For example, an 8-channel device would be limited to 2Mw due to pretrigger samples.

The software provides several standard window functions for use on the FFT, as shown in Figure 28.




Figure 27. Number of Points Field Highlighted




Figure 28. FFT Windowing Options




Figure 29. Coherent Frequency Calculator Options

The next parameter of interest is the ADC sampling clock frequency. Select the value box and type in the desired frequency. The value is entered in terms of the units supplied. For example, to enter a frequency of 150MHz the user would type 150MHz into the window; 150E6 would not be recognized. However, 150,000,000Hz would be formatted to 150MHz. The amplitude value is useful for recording the test settings. The **Link To** is for future use in GPIB applications.

Following the clock are the input settings. Enter the desired input frequency for channel 1. The frequency input box behaves the same as the clock input box. After setting the input frequency for all channels of interest, the coherent frequency must be calculated by clicking on the calculator icon, located at the top of the **ADC Test Parameters** pane. This icon provides several options for the desired calculation. A single click directly on the icon calculates the coherent frequency for all inputs based on the number of samples, the use of prime or odd, and clock frequency. The drop-down list located on the right of the icon also provides the option to calculate the clock frequency to match one of the available input signals (Figure 29).

Some ADC devices provide several options for output data formatting. These can include one or more of the following: offset binary, two's complement, or Gray code. Change the default type to match the ADC's data format.

Following the **Input** information is a section that controls the **Calculation Options** used to analyze the ADC performance. Figure 30 shows the list of options. Note that the **Calculate Histogram**, **Calculate INL**, and **Calculate DNL** options are set to **False** by default.




Figure 30. Calculation Options

Finally, the **Control Options** provide the user access to features available on the DCEP hardware. The first option is the **Capture Clock Source**. The default is **DUT Clock 1** from the ADC EV kit. Multichannel devices may have separate data clocks in each channel's data bus; if available, additional clocks can be listed here. The SMA connector labeled CLOCK on the PCB may also be used as the data clock source when clock signals other than those provided by the ADC EV kit are desired. The **Decimate Clock** option should be selected in these cases. The **DRAM Clock** is used for DCEP board debug purposes.

The **Capture Clock Edge** and **DUT Clock Delay** are used to optimize the data-capture timing. Normally, these values are set to the default that is supplied in the device-specific module. However, with temperature

🐚 Data Converter Evaluation Platform (MAX195 File View Hardware Window □ 🕝 🚽 🗟 Pointer 🕶 🕞 👌 ADC Test Parameters T X 4 T B . S & G C & L & H Record Info ⊕ Clock (CLK) ■ Input (Channel #1) ■ Input (Channel #2) **⊕** Calculation Options ☐ Control Options **DUT Clock 1** Capture Clock Source Capture Clock Edge Rising **DUT Clock Delay** 32 DUT Clock Mode DCM LOCKED -Clock Threshold 1.25 V Trigger Mode Auto Trigger Polarity High Trigger Threshold 1.5 V 1.8 V 10 Voltage DRAM Delay 450

Figure 31. DCEP Control Options

and/or voltage variations it may be necessary to adjust these parameters to acquire error-free data.

The **DUT Clock Mode** (Figure 31) allows the option to use the DUT-supplied clock directly. At very low frequencies (less than 18MHz), the digital clock manager (DCM) in the FPGA will not properly lock to the input signal and the **Direct** clock mode must be used. Note that the **DUT Clock Delay** has no effect when using the **Direct** clock mode.

The **Clock Threshold** applies to the **Decimate Clock** input only. It has no impact on the clock supplied directly from the ADC EV kit.

The **Trigger Mode** defaults to **Auto** and is generated internally by the FPGA. When precise triggering is needed, use the SMA connector labeled TRIG on the PCB to provide the user-supplied trigger signal. Apply a single-ended logic signal to this port and adjust the **Trigger Polarity** and **Trigger Threshold** to match the trigger signal's characteristics.

Many Maxim ADCs support a wide range of digital output supplies. The default I/O voltage, to match the ADC EV kit, is set by the device-specific module. In the event the user requires a different voltage, change the value in the **IO Voltage** field to the desired I/O supply. Set the I/O supply on the EV kit to match the value programmed on the DCEP.

The final option in this section is the **DRAM Delay**. The value for this parameter is set in the device-specific module and should not be altered. Contact the factory for support in using the **DRAM Delay** option.

Capturing Data and Viewing Results

Once all converter test parameters have been entered, the application is ready to capture and process data according to the selected options. There are several options for data record control (Figure 32).

Since the evaluation of an ADC typically requires the collection of performance results for a variety of conditions, the application allows numerous data records to be captured, processed, and stored. The currently displayed record and number of records is shown in the first field. Use the arrow keys on either side of the box to scroll through the available records.

The GUI's **Add Record** and **Delete Record** buttons follow the record selection. Use these buttons to add a new record or delete an existing one. The active channel determines which channel the **Refresh Single** and




Figure 32. Process Control Buttons

Continuous Refresh Single buttons act on. The **Refresh** buttons cause the DCEP to capture a new set of data and transfer it into the database. All active calculations are updated with the new data.

The **Export Data** and **Import Data** buttons save the raw data, in single-column integer format, to disk. This can be useful for processing any captured data in other applications.

The **Export Excel** button allows the user to export the data views to an Excel workbook. The pages that are exported are selected in the **View -> EXCEL Exports** menu item. Each data view is exported to a separate worksheet within the user-defined workbook.

There are seven tabs per ADC channel that provide views of the test results, which are labeled **Raw Data**, **Normalized Data**, **FFT**, **Info**, **Histogram**, **INL**, and **DNL**.

The **Raw Data** tab (Figure 33) is a plot of the captured data. The y-axis is set to the code range for the ADC; integer values from 0 to 2^N where N is the ADC resolution in bits. Depending on record size, it can be difficult to discern details in the captured data record. Two features are available to allow the discovery of subtle details. One way is to use the **Unscramble Raw Code** option that was previously mentioned. The second method, which can be combined with the **Unscramble Raw Code** feature, is to zoom in on specific areas of the plot. The zoom functions are accessed using the typically seen magnifying glass icons in the tool bar located just below the menu bar.

The **Normalized Data** tab (Figure 34) shows the results of converting the captured values into real values cen-

tered at zero with a magnitude of ± 1.0 . The data shown here is used for the FFT, providing accuracy in calculation of DC offset. The **Unscramble Raw Code** and magnifying options apply to this plot as they did in the **Raw Data** tab.

The FFT results are displayed in the **FFT** tab (Figure 35). Labels on the spurs may be present depending on the options selected from the **View -> Graph Options** menu item. The magnifying functions can be useful here as well.

A summary of the results on the current dataset can be seen on the **Info** tab (Figure 36). ADC input amplitude, SNR, SINAD, THD, SFDR, INL, and DNL results are all displayed if enabled in the **ADC Test Parameters** pane. Harmonic levels are also shown based on the value in the **Last Harmonic Frequency Calculated** field, also located in the **ADC Test Parameters** pane.

A histogram of the raw data is shown on the **Histogram** tab (Figure 37). The magnifying function can be used here to look for missing codes. Large record sizes > 256k samples are recommended for linearity measurements as they increase the accuracy of the results. The ADC input signal must not exceed the full-scale range (FSR) of the ADC in order for the INL and DNL calculations to be accurate.

The final two tabs, **INL** (Figure 38) and **DNL** (Figure 39) graphically display the ADC linearity performance. Linearity is calculated using a code density method and the histogram data. Application Note AN2085: *Histogram Testing Determines DNL and INL Errors* (www.maxim-ic.com/appnotes.cfm/an pk/2085) provides a discussion of this technique.




Figure 33. Raw Data View




Figure 34. Formatted Data View (Unscramble Mode Enabled)

Evaluates: High-Speed Data Converters (ADCs)




Figure 35. FFT View (Harmonic Labels Enabled)

MIXIM

Evaluates: High-Speed Data Converters (ADCs)

Control Cont	大市 中間 でも											
	日前しち日本	nel #1				×	Channel #2					0
Separation		_		: Harmonic Bin	Harmonic Frequency	Units	Parameter		Units	Harmonic Bin	Harmonic Frequency	Units
Authority ESSSS Authority ESSSS Authority ESSSS Authority Authority ESSSS Authority Authority ESSSS Authority Authority ESSSSS Authority Authority ESSSSS Authority Authority ESSSSS Authority Authority ESSSSS Authority Authority Authority ESSSSS Authority Au	Spr	8					Signal (1)					
State Stat	umber of Points 65536	-2.15					Amplitude	-0.975	dBFS			
File Type St. 559	None	55.78					SNR	56.348	쁑			
The	3331	55.58					SINAD	55.827	용			
Second Control Number Funce Seco	Advanced	-69.1					THD	-65.296	ğ			
Color Colo		69.30				0.00	SFDR	65.620	ğ			
135 MHz HO(2) -92.256 dBc 2339 4.942 NHz HO	ent Calculation Up Palse	0.00		31569	65.062	¥	HD(1)	0000	ğ	31569	65.062	끂
Doctor D	135 MHz	-92.28		2398	4.942	MH2	HD(2)	-92.907	ğ	2398	4.942	꿒
1	ngp 0	-88.4		29171	60.120	¥	HD(3)	-80.990	ĕ	29171	60.120	W.F
Ho(s)	k To: 1	÷.		4796	9.884	ž	HD(4)	-92.784	ĕ	4796	9.884	ž
about the boundary of diginal data from the DUT 10(7)	out (Channel #1)	7.19		26773	58.177	3 H2	HD(5)	-79.128	ğ ı	26773	55.177	HE :
10 10 10 10 10 10 10 10	Conset Binary •	E. 90		7174	14.025	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	HD(5)	020.00	8 4	417	14.020	MH2
1	0 dBm	48.84		6660	19 769	N A	12(3)	.08 801	į ė	24272	19 777	W A
## Decided Bit of Bit	-	.95.0		21977	45.243	WH2	(6)CH	-98 862	ě	21977	45.793	WH
Type	of [Channel #2]	-91.4			24.711	WH2	HD(10)	-98.620	*	11993	24.717	W.
1	Offset Binary	-97.06			40.353	MH2	HD(11)	-89.120	ğ	19579	40.351	갶
Horizone 1	0.462	-93.86	L	14388	29.653	MH2	HD(12)	-90.252	ğ	14388	29.653	갶
HD(14) -94.776 dBc 16786 34.595 MHz HD HD(14) HD(14) HD(14) HD(15) HD(1	-	899		17181	35.409	MHZ	HD(13)	-97.811	ě	17183	35.413	W
Ho(15)	Calculation Options	7.46		16786	34.595	MH2	HD(14)	-95.017	ĕ	16786	34.595	Z¥2
Ho(16)		-98.2		14787	30.475	MH2	HD(15)	-92.572	ĕ	14783	30.467	갶
Foliable for Lab. 3		9'66-		19184	39.537	MHz	HD(16)	-97.680	ğ	19184	39.537	W.F
HD(18) -96.013 dBc 21586 44.487 MHz HD HD(19) -96.013 dBc 2997 20.583 MHz HD False HD(20) -92.979 dBc 23980 49.421 MHz HD HD(20) -92.979 dBc 23980 HD(20) MHz HD(20		-87.6		12385	25.525	MH2	HD(17)	-94.807	ğ	12385	25.525	Z₩.
10	True	0'96-		21586	44.487	¥	HD(18)	-84.950	ĕ	21582	44.479	WH.
Type Type or digital data from the DUT Type Arameters ADC Record Info The MHz HD Type Arameters ADC Record Info The MHz HD The MH	- I'de	-88.1		2866	20.583	¥	HD(19)	-93.953	ĕ	2866	20,583	W.
11. False 17. False 17. False 18. False 19. False	T dese	-92.9		23980	49.421	MHZ	HD(20)	-95.741	ğ	23980	49,421	갶
Type or digital data from the DUT Parameters A ADC Record Info The Wormstead Data A Mormalized Data A FP, Find A Histogram Mark Town	False					- to Character						
Parameters 1 A ADC Record Info Histogram Market Market A ADC Record Info Histogram Market Market	Control Options rightal Data Type dicase the type of digital data from the DUT											
Parameters ±1 AUL Record Lino	3-1	w Data + Normalized	Data FF	H Info	stogram 14 INL	NIL.	Raw Data	Normalized Data	B LIFE	F Info	stogram 1/1 INL	DNI
	Parameters A ADC Record Info	Į	Ţ	Į			ţ			ţ.	Į.	×
			l			ı			ı			.8

Data Converter Evaluation Platform

(DCEP) User's Guide

Figure 36. Info Page View




Figure 37. Histogram View

30 _______/VI/XI/M

Evaluates: High-Speed Data Converters (ADCs)

Data Converter Evaluation Platform (DCEP) User's Guide




Figure 38. INL View





Figure 39. DNL View

Appendix A: Physical Requirements for EV Kit Connection to DCEP



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.