



Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <http://www.nxp.com>, <http://www.philips.com>/ or <http://www.semiconductors.philips.com>/, use <http://www.nexperia.com>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © **Nexperia B.V. (year). All rights reserved.**

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74HC123-Q100; 74HCT123-Q100

Dual retriggerable monostable multivibrator with reset

Rev. 2 — 19 January 2015

Product data sheet

1. General description

The 74HC123-Q100; 74HCT123-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC123-Q100; 74HCT123-Q100 are dual retriggerable monostable multivibrators with output pulse width control by three methods:

1. The basic pulse is defined by the selection of the external resistor (R_{EXT}) and capacitor (C_{EXT}).
2. Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input ($n\bar{A}$) or the active HIGH-going edge input (nB). By repeating this process, the output pulse period ($nQ = \text{HIGH}$, $n\bar{Q} = \text{LOW}$) can be made as long as desired. Alternatively an output delay can be terminated at any time by a LOW-going edge on input nRD , which also inhibits the triggering.
3. An internal connection from nRD to the input gates makes it possible to trigger the circuit by a HIGH-going signal at input nRD as shown in [Table 3](#).

Schmitt trigger action in the $n\bar{A}$ and nB inputs, makes the circuit highly tolerant to slower input rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40°C to $+85^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$
- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100 % duty factor
- Direct reset terminates output pulse
- Schmitt trigger action on all inputs except for the reset input
- ESD protection:
 - ◆ MIL-STD-883, method 3015 exceeds 2000 V
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V ($C = 200 \text{ pF}$, $R = 0 \Omega$)
- Specified from -40°C to $+85^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$



3. Ordering information

Table 1. Ordering information

Type number	Package	Temperature range	Name	Description	Version
74HC123D-Q100	SO16	−40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT123D-Q100					
74HC123PW-Q100	TSSOP16	−40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT123PW-Q100					
74HC123BQ-Q100	DHVQFN16	−40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1

4. Functional diagram




Fig 1. Functional diagram




Fig 2. Logic symbol




Fig 3. IEC logic symbol




Fig 4. Logic diagram

5. Pinning information

5.1 Pinning



 <p>74HC123-Q100 74HCT1213-Q100</p>	 <p>74HC123-Q100</p> <p>terminal 1 index area</p> <p>1A 1 V_{CC} 1B 2 1REXT/CEXT 1RD 3 1CEXT 1Q 4 1Q 2Q 5 2Q 2CEXT 6 V_{CC}⁽¹⁾ 2REXT/CEXT 7 2REXT/CEXT GND 8 2B 9 2A 10 2RD 11 2Q 12 2RD 13 1Q 14 1CEXT 15 1REXT/CEXT 16 V_{CC}</p> <p>Transparent top view</p> <p>(1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to V_{CC}.</p>
---	--

Fig 5. Pin configuration for SO16 and TSSOP16

Fig 6. Pin configuration for DHVQFN16

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A	1	negative-edge triggered input 1
1B	2	positive-edge triggered input 1
1RD	3	direct reset LOW and positive-edge triggered input 1
1Q	4	active LOW output 1
2Q	5	active HIGH output 2
2CEXT	6	external capacitor connection 2
2REXT/CEXT	7	external resistor and capacitor connection 2
GND	8	ground (0 V)
2A	9	negative-edge triggered input 2
2B	10	positive-edge triggered input 2
2RD	11	direct reset LOW and positive-edge triggered input 2
2Q	12	active LOW output 2
1Q	13	active HIGH output 1
1CEXT	14	external capacitor connection 1
1REXT/CEXT	15	external resistor and capacitor connection 1
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function table^[1]

Input			Output	
nRD	nĀ	nB	nQ	nQ̄
L	X	X	L	H
X	H	X	L ^[2]	H ^[2]
X	X	L	L ^[2]	H ^[2]
H	L	↑	↑	↑
H	↓	H	↑	↑
↑	L	H	↑	↑

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition;

↑ = one HIGH level output pulse; ↓ = one LOW level output pulse.

[2] If the monostable was triggered before this condition was established, the pulse continues as programmed.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	-	±20	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V	-	±20	mA
I _O	output current	except for pins nREXT/CEXT; V _O = -0.5 V to (V _{CC} + 0.5 V)	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation				
	SO16 package	^[1]	-	500	mW
	TSSOP16 package	^[2]	-	500	mW
	DHVQFN16 package	^[3]	-	500	mW

[1] For SO16 packages: P_{tot} derates linearly with 8 mW/K above 70 °C.

[2] For TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

[3] For DHVQFN16 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	74HC123-Q100			74HCT123-Q100			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V _I	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
$\Delta t/\Delta V$	input transition rise and fall rate	nRD input							
		V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC123-Q100										
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = −20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = −20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = −20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = −4 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = −5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	8.0	-	80	-	160	μA

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
C _I	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT123-Q100										
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = −20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = −4 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; I _O = 0 A; V _I = V _{CC} − 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V								
		pins nA, nB	-	35	125	-	160	-	170	μA
		pin nRD	-	50	180	-	225	-	245	μA
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC123-Q100										
t _{pd}	propagation delay	nRD, nA, nB to nQ or nQ; [1] $C_{EXT} = 0 \text{ pF}$; $R_{EXT} = 5 \text{ k}\Omega$; see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	-	83	255	-	320	-	385	ns
		$V_{CC} = 4.5 \text{ V}$	-	30	51	-	64	-	77	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	26	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	24	43	-	54	-	65	ns
		nRD (reset) to nQ or nQ; $C_{EXT} = 0 \text{ pF}$; $R_{EXT} = 5 \text{ k}\Omega$; see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	-	66	215	-	270	-	325	ns
		$V_{CC} = 4.5 \text{ V}$	-	24	43	-	54	-	65	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	19	37	-	46	-	55	ns
t _t	transition time	see Figure 9 [1]								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
t _w	pulse width	nA LOW; see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	100	8	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	3	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	2	-	21	-	26	-	ns
		nB HIGH; see Figure 10								
		$V_{CC} = 2.0 \text{ V}$	100	17	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	6	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	5	-	21	-	26	-	ns
		nRD LOW; see Figure 11								
		$V_{CC} = 2.0 \text{ V}$	100	14	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	5	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	4	-	21	-	26	-	ns
		nQ HIGH and nQ LOW; $V_{CC} = 5.0 \text{ V}$; see Figure 10 and Figure 11 [2]								
		$C_{EXT} = 100 \text{ nF}; R_{EXT} = 10 \text{ k}\Omega$	-	450	-	-	-	-	-	μs
		$C_{EXT} = 0 \text{ pF}; R_{EXT} = 5 \text{ k}\Omega$	-	75	-	-	-	-	-	ns

Table 7. Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{trig}	retrigger time	$n\bar{A}, nB; C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = [3][4]$ $5 \text{ k}\Omega; V_{\text{CC}} = 5.0 \text{ V};$ see Figure 10	-	110	-	-	-	-	-	ns
R_{EXT}	external resistance	see Figure 7								
		$V_{\text{CC}} = 2.0 \text{ V}$	10	-	1000	-	-	-	-	$\text{k}\Omega$
		$V_{\text{CC}} = 5.0 \text{ V}$	2	-	1000	-	-	-	-	$\text{k}\Omega$
C_{EXT}	external capacitance	$V_{\text{CC}} = 5.0 \text{ V};$ see Figure 7 [4]	-	-	-	-	-	-	-	pF
C_{PD}	power dissipation capacitance	per monostable; $V_I = \text{GND}$ to V_{CC} [5]	-	54	-	-	-	-	-	pF

74HCT123-Q100

t_{PHL}	HIGH to LOW propagation delay	$n\bar{D}, n\bar{A}, nB$ to nQ or $n\bar{Q}$; $C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = 5 \text{ k}\Omega;$ see Figure 9								
		$V_{\text{CC}} = 4.5 \text{ V}$	-	30	51	-	64	-	77	ns
		$V_{\text{CC}} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	26	-	-	-	-	-	ns
		$n\bar{D}$ (reset) to nQ or $n\bar{Q}$; $C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = 5 \text{ k}\Omega;$ see Figure 9								
		$V_{\text{CC}} = 4.5 \text{ V}$	-	27	46	-	58	-	69	ns
		$V_{\text{CC}} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	23	-	-	-	-	-	ns
		$n\bar{D}$ (reset) to nQ or $n\bar{Q}$; $C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = 5 \text{ k}\Omega;$ see Figure 9								
t_{PLH}	LOW to HIGH propagation delay	$n\bar{D}, n\bar{A}, nB$ to nQ or $n\bar{Q}$; $C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = 5 \text{ k}\Omega;$ see Figure 9								
		$V_{\text{CC}} = 4.5 \text{ V}$	-	28	51	-	64	-	77	ns
		$V_{\text{CC}} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	26	-	-	-	-	-	ns
		$n\bar{D}$ (reset) to nQ or $n\bar{Q}$; $C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = 5 \text{ k}\Omega;$ see Figure 9								
		$V_{\text{CC}} = 4.5 \text{ V}$	-	23	46	-	58	-	69	ns
		$V_{\text{CC}} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	23	-	-	-	-	-	ns
t_t	transition time	$V_{\text{CC}} = 4.5 \text{ V};$ see Figure 9 [1]	-	7	15	-	19	-	22	ns
t_w	pulse width	$V_{\text{CC}} = 4.5 \text{ V}$								
		$n\bar{A}$ LOW; see Figure 10	20	3	-	25	-	30	-	ns
		nB HIGH; see Figure 10	20	5	-	25	-	30	-	ns
		$n\bar{D}$ LOW; see Figure 11	20	7	-	25	-	30	-	ns
		nQ HIGH and $n\bar{Q}$ LOW; $V_{\text{CC}} = 5.0 \text{ V};$ see Figure 10 and Figure 11 [2]								
		$C_{\text{EXT}} = 100 \text{ nF}; R_{\text{EXT}} = 10 \text{ k}\Omega$	-	450	-	-	-	-	-	μs
		$C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = 5 \text{ k}\Omega$	-	75	-	-	-	-	-	ns

Table 7. Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{trig}	retrigger time	$n\bar{A}, nB; C_{\text{EXT}} = 0 \text{ pF}; R_{\text{EXT}} = [3][4]$ $5 \text{ k}\Omega; V_{\text{CC}} = 5.0 \text{ V};$ see Figure 10	-	110	-	-	-	-	-	ns
R_{EXT}	external timing resistor	$V_{\text{CC}} = 5.0 \text{ V};$ see Figure 7	2	-	1000	-	-	-	-	$\text{k}\Omega$
C_{EXT}	external timing capacitor	$V_{\text{CC}} = 5.0 \text{ V};$ see Figure 7 [4]	-	-	-	-	-	-	-	pF
C_{PD}	power dissipation capacitance	per monostable; $V_I = \text{GND to } V_{\text{CC}} - 1.5 \text{ V}$	[5]	-	56	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH} ; t_t is the same as t_{THL} and t_{TLH} [2] For other R_{EXT} and C_{EXT} combinations, see [Figure 7](#). If $C_{\text{EXT}} > 10 \text{ nF}$, the following formula is valid.

$$t_w = K \times R_{\text{EXT}} \times C_{\text{EXT}}, \text{ where:}$$

t_w = typical output pulse width in ns;

R_{EXT} = external resistor in $\text{k}\Omega$;

C_{EXT} = external capacitor in pF;

K = constant = 0.45 for $V_{\text{CC}} = 5.0 \text{ V}$ and 0.55 for $V_{\text{CC}} = 2.0 \text{ V}$.

The inherent test jig and pin capacitance at pins 15 and 7 ($nR_{\text{EXT}}/C_{\text{EXT}}$) is approximately 7 pF.

[3] The time to retrigger the monostable multivibrator depends on the values of R_{EXT} and C_{EXT} . The output pulse width is only extended when the time between the active-going edges of the trigger input pulses meets the minimum retrigger time. If $C_{\text{EXT}} > 10 \text{ pF}$, the next formula (at $V_{\text{CC}} = 5.0 \text{ V}$) for the setup time of a retrigger pulse is valid:

$$t_{\text{trig}} = 30 + 0.19 \times R_{\text{EXT}} \times C_{\text{EXT}}^{0.9} + 13 \times R_{\text{EXT}}^{1.05}, \text{ where:}$$

t_{trig} = retrigger time in ns;

C_{EXT} = external capacitor in pF; R_{EXT} = external resistor in $\text{k}\Omega$.

The inherent test jig and pin capacitance at pins 15 and 7 ($nR_{\text{EXT}}/C_{\text{EXT}}$) is 7 pF.

[4] When the device is powered-up, initiate the device via a reset pulse, when $C_{\text{EXT}} < 50 \text{ pF}$.

[5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{\text{PD}} \times V_{\text{CC}}^2 \times f_i + \sum(C_L \times V_{\text{CC}}^2 \times f_o) + 0.75 \times C_{\text{EXT}} \times V_{\text{CC}}^2 \times f_o + D \times 16 \times V_{\text{CC}} \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;


D = duty factor in %;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

C_{EXT} = timing capacitance in pF;


$\sum(C_L \times V_{\text{CC}}^2 \times f_o)$ sum of outputs.



$V_{CC} = 5.0\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$.

- (1) $R_{EXT} = 100\text{ k}\Omega$
- (2) $R_{EXT} = 50\text{ k}\Omega$
- (3) $R_{EXT} = 10\text{ k}\Omega$
- (4) $R_{EXT} = 2\text{ k}\Omega$


Fig 7. Typical output pulse width as a function of the external capacitor value



$C_{EXT} = 10\text{ nF}; R_{EXT} = 10\text{ k}\Omega$ to $100\text{ k}\Omega$.
 $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig 8. 74HC123-Q100 typical 'K' factor as function of V_{CC}


11. Waveforms



Measurement points are given in [Table 8](#).


V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 9. Propagation delays from inputs ($n\bar{A}$, nB , $n\bar{R}\bar{D}$) to outputs (nQ , $n\bar{Q}$) and output transition times





\overline{nRD} = HIGH

Fig 10. Output pulse control using retrigger pulse



\overline{nA} = LOW

Fig 11. Output pulse control using reset input \overline{nRD}



001aad983

Test data is given in [Table 8](#).

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

S1 = Test selection switch.

Fig 12. Test circuit for measuring switching times


Table 8. Test data

Type	Input		Load		S1 position
	V_I	t_r, t_f	C_L	R_L	
74HC123-Q100	Vcc	6 ns	15 pF, 50 pF	1 k Ω	open
74HCT123-Q100	3 V	6 ns	15 pF, 50 pF	1 k Ω	open

12. Application information

12.1 Timing component connections

The basic output pulse width is defined by the values of the external timing components R_{EXT} and C_{EXT} .



(1) For minimum noise generation, ground pins 6 (2CEXT) and 14 (1CEXT) externally to pin 8 (GND).

Fig 13. Timing component connections

12.2 Power-up considerations

When the monostable is powered-up, it may produce an output pulse, with a pulse width defined by the values of R_{EXT} and C_{EXT} . This output pulse can be eliminated using the circuit shown in [Figure 14](#).




Fig 14. Power-up output pulse elimination circuit

12.3 Power-down considerations

A large capacitor C_{EXT} may cause problems when powering-down the monostable due to the energy stored in this capacitor. When a system containing this device is powered-down or a rapid decrease of V_{CC} to zero occurs, the monostable may sustain damage. The damage is due to the capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode (D_{EXT}) and connect as shown in [Figure 15](#). D_{EXT} is preferably a germanium or Schottky type diode able to withstand large current surges.





Fig 15. Power-down protection circuit

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75 0.10	0.25 1.25	1.45	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 16. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 17. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 18. Package outline SOT763-1 (DHVQFN16)

14. Abbreviations

Table 9. Abbreviations

Acronym	Abbreviation
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
MIL	Military

15. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT123_Q100 v.2	20150119	Product data sheet	-	74HC_HCT123_Q100 v.1
Modifications:	• Table 7 : Power dissipation capacitance condition for 74HCT123-Q100 is corrected.			
74HC_HCT123_Q100 v.1	20120801	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	4
5.1	Pinning	4
5.2	Pin description	4
6	Functional description	5
7	Limiting values	5
8	Recommended operating conditions	6
9	Static characteristics	6
10	Dynamic characteristics	8
11	Waveforms	12
12	Application information	15
12.1	Timing component connections	15
12.2	Power-up considerations	15
12.3	Power-down considerations	16
13	Package outline	17
14	Abbreviations	20
15	Revision history	20
16	Legal information	21
16.1	Data sheet status	21
16.2	Definitions.....	21
16.3	Disclaimers.....	21
16.4	Trademarks.....	22
17	Contact information	22
18	Contents	23

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 19 January 2015

Document identifier: 74HC_HCT123_Q100