## General Description

The ICS889875 is a high speed Differential-toICS
HiPerClockSTM LVDS Buffer/Divider w/Internal Termination and is a member of the HiPerClockS ${ }^{\text {TM }}$ family of high performance clock solutions from IDT. The ICS889875 has a selectable $\div 1, \div 2, \div 4, \div 8, \div 16$ output dividers. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ VFQFN package, making it ideal for use on space-constrained boards.

## Features

- Two LVDS outputs
- Frequency divide select options: $\div 1, \div 2, \div 4, \div 8, \div 16$
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Output frequency: >2GHz
- Cycle-to-cycle jitter: 1 ps RMS (maximum)
- Total jitter: 10ps (typical)
- Output skew: 15ps (maximum)
- Part-to-part skew: 280ps (maximum)
- Propagation Delay: 1140ps (maximum)
- Full 2.5 V supply mode
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

Block Diagram


## Pin Assignment



ICS889875
16-Lead VFQFN
$3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.925 \mathrm{~mm}$ package body K Package Top View

## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1, 2 | Q0, nQ0 | Output |  | Differential output pair. Divide by 1, 2, 4, 8, or 16. Unused outputs must be terminated with $100 \Omega$ across the differential pair. LVDS interface levels. |
| 3, 4 | Q1, nQ1 | Output |  | Differential output pair. Divide by 1, 2, 4, 8, or 16 . Unused outputs must be terminated with $100 \Omega$ across the differential pair. <br> LVDS interface levels. |
| 5, 15, 16 | S2, S1, S0 | Input | Pullup | Select pins. Internal $37 \mathrm{k} \Omega$ pullup resistor. Logic HIGH if left disconnected. Input threshold is $\mathrm{V}_{\mathrm{DD}} / 2$. LVCMOS/LVTTL interface levels. |
| 6 | nc | Unused |  | No connect. |
| 7, 14 | $\mathrm{V}_{\mathrm{DD}}$ | Power |  | Power supply pins. |
| 8 | nRESET/ nDISABLE | Input | Pullup | Synchronizing enable/disable pin. When LOW, resets the divider (divided by 1, 2, 4, 8 or 16 mode). When HIGH, disconnected. The reset and disable function occurs on the next high-to-low clock input transition. Input threshold is $\mathrm{V}_{\mathrm{DD}} / 2 \mathrm{~V}$. Includes a $37 \mathrm{k} \Omega$ pull-up resistor. LVTTL / LVCMOS interface levels. |
| 9 | nIN | Input |  | Inverting differential LVPECL clock input. $\mathrm{R}_{\mathrm{T}}=50 \Omega$ termination to $\mathrm{V}_{\mathrm{T}}$. |
| 10 | $V_{\text {REF_AC }}$ | Output |  | Reference voltage for AC-coupled applications. Equal to $\mathrm{V}_{\mathrm{DD}}-1.4 \mathrm{~V}$ (approx.). Maximum sink/source current is 0.5 mA . |
| 11 | $\mathrm{V}_{\mathrm{T}}$ | Input |  | Termination center-tap input. |
| 12 | IN | Input |  | Non-inverting LVPECL differential clock input. $\mathrm{R}_{\mathrm{T}}=50 \Omega$ termination to $\mathrm{V}_{\mathrm{T}}$. |
| 13 | GND | Power |  | Power supply ground. |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $R_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 37 |  |  |

## Function Tables

Table 3A. Control Input Function Table

| Input | Outputs |  |
| :---: | :---: | :---: |
| nRESET | Q0, Q1 | nQ0, nQ1 |
| 0 | Disabled; LOW | Disabled; HIGH |
| 1 | Enabled | Enabled |

NOTE: After nRESET switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in Figure 1.

Figure 1. nRESET Timing Diagram


Table 3B. Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| nRESET/nDISABLE | S2 | S1 | $\mathbf{S 0}$ | Q0/nQ0, Q1/nQ1 |
| 1 | 0 | X | X | Reference Clock (pass through) |
| 1 | 1 | 0 | 0 | Reference Clock $\div 2$ |
| 1 | 1 | 0 | 1 | Reference Clock $\div 4$ |
| 1 | 1 | 1 | 0 | Reference Clock $\div 8$ |
| 1 | 1 | 1 | 1 | Reference Clock $\div 16$ |
| 0 (NOTE 1) | X | X | X | Qx = LOW, nQx = HIGH; Clock disabled |

NOTE 1: Reset/disable function is asserted on the next clock input (IN/nIN) high-to-low transition.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ |  |
| Continuos Current | 10 mA |
| Surge Current | 15 mA |
| Input Current, IN, nIN | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{T}}$ Current, $\mathrm{I}_{\mathrm{VT}}$ | $\pm 100 \mathrm{~mA}$ |
| Input Sink/Source, $\mathrm{I}_{\text {REF_AC }}$ | $\pm 0.5 \mathrm{~mA}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$, (Junction-to-Ambient) | $88.5^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 82 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  | $\mu \mathrm{~A}$ |  |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{IN}}$ | Differential Input Resistance | $(\mathrm{IN}, \mathrm{nIN})$ |  |  | 100 |  |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | $(\mathrm{IN}, \mathrm{nIN})$ |  | 1.2 |  | $\Omega$ |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $(\mathrm{IN}, \mathrm{nIN})$ |  | 0 |  | $\mathrm{~V}_{\mathrm{DD}}+0.05$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Swing |  | 0.15 |  | $\mathrm{~V}_{\mathrm{DD}}-0.15$ | V |  |
| $\mathrm{~V}_{\text {DIFF_IN }}$ | Differential Input Voltage Swing |  |  | 0.3 |  | 2.8 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $(\mathrm{IN}, \mathrm{nIN})$ |  |  |  | V |  |
| $\mathrm{V}_{\text {REF_AC }}$ | Bias Voltage |  |  | $\mathrm{V}_{\mathrm{DD}}-1.35$ |  | 45 | mA |

Table 4D. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing |  | 250 | 350 | 400 | mV |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage |  |  | 1.475 |  | V |
| $\mathrm{~V}_{\text {OL }}$ | Output Low Voltage |  | 0.925 |  |  | V |
| $\mathrm{~V}_{\text {CCM }}$ | Output Common Mode Voltage |  |  | 1.35 |  | V |
| $\Delta \mathrm{~V}_{\text {OCM }}$ | Change in Common Mode Voltage |  |  |  | 50 | mV |

## AC Electrical Characteristics

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Input Frequency |  | $\div 1, \div 2, \div 4$ |  | >2 |  | GHz |
|  |  |  | $\div 8, \div 16$ |  | >1.5 |  | GHz |
| $t_{\text {PD }}$ | Propagation Delay; NOTE 1 | IN-to-Q |  | 690 |  | 1140 | ps |
| tsk(0) | Output Skew; NOTE 2, 3 |  |  |  |  | 15 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  |  | 280 | ps |
| tij(cc) | Cycle-to-Cycle Jitter, RMS; NOTE 5 |  |  |  |  | 1 | ps |
| tit(j) | Total Jitter |  |  |  | 10 |  | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time |  |  | 600 |  |  | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time |  |  | 70 |  | 260 | ps |

All parameters characterized at $\mathrm{f}_{\text {MAX }}$ unless otherwise noted.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions.
Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 5: The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

## Parameter Measurement Information



LVDS Output Load AC Test Circuit


## Part-to-Part Skew



Cycle-to-Cycle Jitter, RMS


Differential Input Level


## Output Skew



Propagation Delay

## Parameter Measurement Information, continued



Single-Ended \& Differential Input Voltage Swing


Offset Voltage Setup


Output Rise/Fall Time


Differential Output Voltage Setup

## Application Information

## Wiring the Differential Input to Accept Single Ended Levels

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V} \_\mathrm{REF}=\mathrm{V}_{\mathrm{DD}} / 2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5 V and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{V} \_$REF should be 1.25 V and $R 2 / R 1=0.609$.


Figure 2. Single-Ended Signal Driving Differential Input

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, we recommend that there is no trace attached.

### 2.5V LVPECL Input with Built-In $50 \Omega$ Termination Interface

The IN /nIN with built-in $50 \Omega$ terminations accept LVDS, LVPECL, CML, SSTL and other differential signals. Both signals must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CMR}}$ input requirements. Figures $3 A$ to $3 E$ show interface examples for the HiPerClockS IN /nIN with built-in $50 \Omega$ termination input driven by the most common driver types. The

Figure 3A. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by an LVDS Driver


Figure 3C. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by a CML Driver


Figure 3E. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by an SSTL Driver
input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 3B. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by an LVPECL Driver


Figure 3D. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by a CML Driver with Built-In $50 \Omega$ Pullup

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 4. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance.
Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are
application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with 1 oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadfame Base Package, Amkor Technology.


Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

### 2.5V LVDS Driver Termination

Figure 5 shows a typical termination for LVDS driver in characteristic impedance of $100 \Omega$ differential ( $50 \Omega$ single)
transmission line environment. For buffer with multiple LDVS driver, it is recommended to terminate the unused outputs.


Figure 5. Typical LVDS Driver Termination

## Schematic Example

Figure 6 shows a schematic example of the ICS889875. This schematic provides examples of input and output handling. The ICS889875 input has built-in $50 \Omega$ termination resistors. The input can directly accept various types of differential signals without AC coupling. For AC coupling termination, the ICS889875 also provides the $V_{\text {REF_AC }}$ pin for proper offset bias. This example
shows the ICS889875 input driven by a 2.5V LVPECL driver. The ICS889875 outputs are LVDS drivers. In this example, we assume the traces are long transmission lines and the receivers of the LVDS drivers have high input impedance without built-in termination.


Figure 6. ICS889875 Schematic Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS889875. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS889875 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.

- Power_MAX $=V_{\text {DD_MAX }}{ }^{*} I_{D D \_M A X}=2.625 \mathrm{~V} * 82 \mathrm{~mA}=\mathbf{2 1 5 . 2 5 m W}$


## 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$T_{A}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $51.5^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.215 \mathrm{~W} * 88.5^{\circ} \mathrm{C} / \mathrm{W}=104^{\circ} \mathrm{C}$. This is well below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 16 Lead VFQFN, Forced Convection

| $\theta_{\text {JA }}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $88.5^{\circ} \mathrm{C} / \mathrm{W}$ | $77.3^{\circ} \mathrm{C} / \mathrm{W}$ | $69.4^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 7. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 16 Lead VFQFN

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $88.5^{\circ} \mathrm{C} / \mathrm{W}$ | $77.3^{\circ} \mathrm{C} / \mathrm{W}$ | $69.4^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for ICS889875 is: 328
Pin compatible with SY89875U

## Package Outline and Package Dimensions

Package Outline - K Suffix for 16 Lead VFQFN


Table 8. Package Dimensions

| JEDEC Variation: VEED-2/-4 |  |  |  |
| :---: | :---: | :---: | :---: |
| All Dimensions in Millimeters |  |  |  |
| Symbol | Minimum | Maximum |  |
| N | 16 |  |  |
| A | 0.80 | 1.00 |  |
| A1 | 0 | 0.05 |  |
| A3 | 0.25 |  |  |
| Ref. |  |  |  |
| b | 0.18 | 0.30 |  |
| $\mathbf{N}_{\mathrm{D}}$ \& N N | 4 |  |  |
| D \& E | 3.00 Basic |  |  |
| D2 \& E2 | 1.00 | 1.80 |  |
| e | 0.50 Basic |  |  |
| L | 0.30 | 0.50 |  |

Reference Document: JEDEC Publication 95, MO-220

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 889875 AK | 875 A | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |
| 889875 AKT | 875 A | 16 Lead VFQFN VFQFN | 2500 Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 889875 AKLF | 75 AL | "Lead-Free" 16 Lead VFQFN | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 889875 AKLFT | 75 AL | "Lead-Free" 16 Lead VFQFN | 2500 Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. product for use in life support devices or critical medical instruments.

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :--- | :---: |
| B | T4C | 5 | Differential DC Characteristics Table - corrected typo for $\mathrm{V}_{I H}$ max. from $\mathrm{V}_{\mathrm{DD}}-0.05 \mathrm{~V}$ <br> to $\mathrm{V}_{\mathrm{DD}}+0.05 \mathrm{~V}$. | $7 / 1 / 08$ |
| B | T 1 | 2 | Pin Description Table - deleted "Leave pin floating." from VT pin description. | $7 / 3 / 08$ |

## Contact Information:

## www.IDT.com

## Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775
www.IDT.com/go/contactIDT

Technical Support
netcom@idt.com
+480-763-2056

Corporate Headquarters
Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138

United States
800-345-7015 (inside USA)
+408-284-8200 (outside USA)

