### 3.3V, Low Power, 30Mbps, RS-485/RS-422 Transceiver

The Intersil ISL43485 is a high speed BiCMOS 3.3V powered, single transceiver that meets both the RS-485 and RS-422 standards for balanced communication. Unlike some competitive devices, this Intersil transceiver is specified for $10 \%$ tolerance supplies ( 3 V to 3.6 V ).

Data rates up to 30 Mbps are achievable by using this transceiver, which features higher slew rates.

Logic inputs (e.g., DI and DE) accept signals in excess of 5.5 V , making them compatible with 5 V logic families.

Receiver ( $R x$ ) inputs feature a "fail-safe if open" design, which ensures a logic high output if $R x$ inputs are floating, and the ISL43485 presents a "single unit load" to the RS-485 bus, which allows up to 32 transceivers on the network.

Driver (Tx) outputs are short circuit protected, even for voltages exceeding the power supply voltage. Additionally, on-chip thermal shutdown circuitry disables the Tx outputs to prevent damage if power dissipation becomes excessive.

## Pinout



## Features

- High Data Rate. . . . . . . . . . . . . . . . . . . . . up to 30Mbps
- Operates from a Single +3.3V Supply (10\% Tolerance)
- Interoperable with 5V Logic
- Single Unit Load Allows up to 32 Devices on the Bus
- Low Current Shutdown Mode. . . . . . . . . . . . . . . . . . 15nA
- -7 V to +12 V Common Mode Input Voltage Range
- Three State Rx and Tx Outputs
- 10ns Propagation Delay, 1ns Skew
- Half Duplex Pinout
- Current Limiting and Thermal Shutdown for driver Overload Protection
- Pb-Free Available (RoHS Compliant)


## Applications

- SCSI "Fast 20" Drivers and Receivers
- Factory Automation
- Data Loggers
- Security Networks
- Building Environmental Control Systems
- Industrial/Process Control Networks
- Level Translators


## Ordering Information

| PART NO. <br> (BRAND) | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> DWG. \# |
| :--- | :---: | :--- | :--- |
| ISL43485IB <br> (43485IB) | -40 to 85 | 8 Ld SOIC | M8.15 |
| ISL43485IBZ <br> (43485IB) (Note) | -40 to 85 | 8 Ld SOIC (Pb-free) | M8.15 |
| ISL43485IB-T <br> (43485IB) | -40 to 85 | 8 Ld SOIC <br> Tape and Reel | M8.15 |
| ISL43485IBZ-T <br> (43485IB) (Note) | -40 to 85 | 8 Ld SOIC <br> Tape and Reel (Pb-free) $)$ | M8.15 |

NOTE: Intersil Pb-free products employ special Pb -free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Truth Tables

| TRANSMITTING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  | OUTPUTS |  |
| $\overline{\mathrm{RE}}$ | DE | DI | Z | Y |  |
| X | 1 | 1 | 0 | 1 |  |
| X | 1 | 0 | 1 | 0 |  |
| 0 | 0 | X | High-Z | High-Z |  |
| 1 | 0 | X | High-Z * | High-Z * |  |

NOTE: *Shutdown Mode

| RECEIVING |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |
| $\overline{\mathrm{RE}}$ | DE | A-B | RO |
| 0 | 0 | $\geq+0.2 \mathrm{~V}$ | 1 |
| 0 | 0 | $\leq-0.2 \mathrm{~V}$ | 0 |
| 0 | 0 | Inputs Open | 1 |
| 1 | 0 | X | High-Z * |
| 1 | 1 | X | High-Z |

## Pin Descriptions

| PIN | FUNCTION |
| :---: | :---: |
| RO | Receiver output: If $A>B$ by at least $0.2 \mathrm{~V}, \mathrm{RO}$ is high; If $A<B$ by 0.2 V or more, $R \mathrm{O}$ is low; $\mathrm{RO}=$ High if $A$ and $B$ are unconnected (floating). |
| $\overline{\mathrm{RE}}$ | Receiver output enable. RO is enabled when $\overline{\mathrm{RE}}$ is low; RO is high impedance when $\overline{\mathrm{RE}}$ is high. |
| DE | Driver output enable. The driver outputs, $Y$ and $Z$, are enabled by bringing DE high. They are high impedance when DE is low. |
| DI | Driver input. A low on DI forces output $Y$ low and output $Z$ high. Similarly, a high on DI forces output $Y$ high and output $Z$ low. |
| GND | Ground connection. |
| A/Y | Noninverting receiver input and noninverting driver output. Pin is an input if $\mathrm{DE}=0$; pin is an output if $\mathrm{DE}=1$. |
| $B / Z$ | Inverting receiver input and inverting driver output. Pin is an input if $D E=0$; pin is an output if $D E=1$. |
| $\mathrm{V}_{\mathrm{CC}}$ | System power supply input (3V to 3.6 V ). |

## Typical Operating Circuit

ISL43485


| Absolute Maximum Ratings |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ to Ground. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |
| Input Voltages |  |
| DI, DE, RE | -0.5 V to +7 V |
| Input/Output Voltages |  |
| A/Y, B/Z | -8 V to +12.5V |
| RO | to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)$ |
| Short Circuit Duration |  |
| Y, Z | Continuous |

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| 8 Ld SOIC Package | 170 |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range . | ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (Lead Tips Only) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

Temperature Range
ISL43485I
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V ; Unless Otherwise Specified. Typicals are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 2

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{aligned} & \text { TEMP } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Driver Differential $\mathrm{V}_{\text {OUT }}$ (no load) | $\mathrm{V}_{\text {OD1 }}$ |  |  | Full | - | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Driver Differential VOUT (with load) | $\mathrm{V}_{\mathrm{OD} 2}$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ (RS-422) (Figure 1A) |  | Full | 2 | 2.7 | - | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ (RS-485) (Figure 1A) |  | Full | 1.5 | 2.3 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=60 \Omega,-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$ (Figure 1B) |  | Full | 1.5 | 2.6 | - | V |
| Change in Magnitude of Driver Differential $\mathrm{V}_{\text {OUT }}$ for Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OD}}$ | $R_{L}=54 \Omega$ or $100 \Omega$ (Figure 1A) |  | Full | - | 0.01 | 0.2 | V |
| Driver Common-Mode $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\mathrm{OC}}$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ or $100 \Omega$ (Figure 1A) |  | Full | - | 1.8 | 3 | V |
| Change in Magnitude of Driver Common-Mode VOUT for Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OC}}$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ or $100 \Omega$ (Figure 1 A ) |  | Full | - | 0.01 | 0.2 | V |
| Logic Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | DE, DI, $\overline{\mathrm{RE}}$ |  | Full | 2 | - | - | V |
| Logic Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | DE, DI, $\overline{\mathrm{RE}}$ |  | Full | - | - | 0.8 | V |
| Logic Input Current | $\mathrm{l}_{\mathrm{IN} 1}$ | DE, DI |  | Full | -2 | - | 2 | $\mu \mathrm{A}$ |
|  |  | $\overline{\mathrm{RE}}$ |  | Full | -25 | - | 25 | $\mu \mathrm{A}$ |
| Input Current (A/Y, B/Z) | $\mathrm{I}_{\mathrm{IN} 2}$ | $\mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ or 3.6 V | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | Full | - | 0.6 | 1 | mA |
|  |  |  | $\mathrm{V}_{\text {IN }}=-7 \mathrm{~V}$ | Full | - | -0.3 | -0.8 | mA |
| Receiver Differential Threshold Voltage | $\mathrm{V}_{\mathrm{TH}}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$ |  | Full | -0.2 | - | 0.2 | V |
| Receiver Input Hysteresis | $\Delta \mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ |  | 25 | - | 50 | - | mV |
| Receiver Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{O}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ID}}=200 \mathrm{mV}$ |  | Full | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.4 \end{gathered}$ | - | - | V |
| Receiver Output Low Voltage | VoL | $\mathrm{I}_{\mathrm{O}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ID}}=200 \mathrm{mV}$ |  | Full | - | - | 0.4 | V |

## Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V ; Unless Otherwise Specified. Typicals are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 2 (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Three-State (high impedance) Receiver Output Current | lozr | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 2.4 \mathrm{~V}$ |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Receiver Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$ |  | Full | 12 | 19 | - | $\mathrm{k} \Omega$ |
| No-Load Supply Current (Note 3) | $I_{C C}$ | $\mathrm{DI}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & \mathrm{DE}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{RE}=0 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | Full | - | 0.75 | 1.2 | mA |
|  |  |  | $\begin{aligned} & \mathrm{DE}=0 \mathrm{~V}, \\ & \frac{\mathrm{RE}}{\mathrm{RE}}=0 \mathrm{~V} \end{aligned}$ | Full | - | 0.65 | 1 | mA |
| Shutdown Supply Current | ISHDN | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{DI}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | Full | - | 15 | 100 | nA |
| Driver Short-Circuit Current, $\mathrm{V}_{\mathrm{O}}=$ High or Low | losD1 | $\mathrm{DE}=\mathrm{V}_{\mathrm{CC}},-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Y}}$ or $\mathrm{V}_{\mathrm{Z}} \leq 12 \mathrm{~V}$ (Note 4) |  | Full | - | - | 250 | mA |
| Receiver Short-Circuit Current | losR | $\mathrm{O}, \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | Full | 8 | - | 60 | mA |
| DRIVER SWITCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Maximum Data Rate | $\mathrm{f}_{\text {MAX }}$ | (Figure 2A) |  | Full | 30 | 50 | - | Mbps |
| Driver Differential Output Delay | $t_{\text {DD }}$ | $\mathrm{R}_{\text {DIFF }}=60 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figure 2A) |  | Full | 3 | 10 | 25 | ns |
| Driver Differential Rise or Fall Time | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | $\mathrm{R}_{\text {DIFF }}=60 \Omega, C_{L}=15 \mathrm{pF}$ (Figure 2A) |  | Full | 3 | 6 | 12 | ns |
| Driver Input to Output Delay | tPLH, $^{\text {t }}$ PHL | $\mathrm{R}_{\mathrm{L}}=27 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figure 2C) |  | Full | 6 | 10 | 22 | ns |
| Driver Output Skew | tsKEW | $\mathrm{R}_{\mathrm{L}}=27 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figure 2C) |  | Full | - | 1 | 5 | ns |
| Driver Enable to Output High | $\mathrm{t}_{\mathrm{ZH}}$ | $R_{L}=110 \Omega, C_{L}=50 p F, S W=G N D$ (Figure 3), (Note 5) |  | Full | - | 45 | 90 | ns |
| Driver Enable to Output Low | $\mathrm{t}_{\mathrm{ZL}}$ | $R_{L}=110 \Omega, C_{L}=50 p F, S W=V_{C C} \text { (Figure 3), }$ (Note 5) |  | Full | - | 45 | 90 | ns |
| Driver Disable from Output High | $t_{H Z}$ | $\mathrm{R}_{\mathrm{L}}=110 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{SW}=\mathrm{GND}$ (Figure 3) |  | Full | - | 60 | 90 | ns |
| Driver Disable from Output Low | tLZ | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{C C}$ (Figure 3) |  | Full | - | 70 | 100 | ns |
| Driver Enable from Shutdown to Output High | $\mathrm{t}_{\mathrm{ZH} \text { (SHDN) }}$ | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}, \mathrm{SW}=\mathrm{GND}$ (Figure 3), (Notes 7, 8) |  | Full | - | 115 | 150 | ns |
| Driver Enable from Shutdown to Output Low | $\mathrm{t}_{\text {ZL(SHDN }}$ | $R_{L}=110 \Omega, C_{L}=50 p F, S W=V_{C C}$ (Figure 3), (Notes 7, 8) |  | Full | - | 115 | 150 | ns |
| RECEIVER SWITCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Maximum Data Rate | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{V}_{\mathrm{ID}} \geq 1.5 \mathrm{~V}$ with $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{RO} \mathrm{t}_{\mathrm{H}} \& \mathrm{t}_{\mathrm{L}} \geq 60 \% \mathrm{t}_{\mathrm{UI}}$ (Figure 4) |  | Full | 27 | 35 | - | Mbps |
| Receiver Input to Output Delay | $\mathrm{tPLH} \mathrm{t}_{\text {PHL }}$ | (Figure 4) |  | Full | 25 | 45 | 80 | ns |
| Receiver Skew \\| tpLH - tphl I | ${ }_{\text {tSKD }}$ | (Figure 4) |  | Full | - | 2 | 12 | ns |
| Receiver Enable to Output High | $\mathrm{t}_{\mathrm{ZH}}$ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{GND}$ (Figure 5), (Note 6) |  | Full | - | 11 | 25 | ns |
| Receiver Enable to Output Low | $\mathrm{t}_{\mathrm{ZL}}$ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{\mathrm{CC}}$ (Figure 5), (Note 6) |  | Full | - | 11 | 25 | ns |
| Receiver Disable from Output High | $\mathrm{t}_{\mathrm{HZ}}$ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{GND}$ (Figure 5) |  | Full | - | 7 | 20 | ns |
| Receiver Disable from Output Low | tLZ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{\text {CC }}($ Figure 5) |  | Full | - | 7 | 20 | ns |

Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V ; Unless Otherwise Specified. Typicals are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 2 (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\begin{gathered} \text { TEMP } \\ \left({ }^{\circ} \mathrm{C}\right) \end{gathered}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time to Shutdown | $\mathrm{t}_{\text {SHDN }}$ | (Note 7) | Full | 80 | 190 | 300 | ns |
| Receiver Enable from Shutdown to Output High | $\mathrm{t}_{\text {ZH(SHDN }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{GND} \text { (Figure 5), } \\ & \text { (Notes 7, } 9 \text { ) } \end{aligned}$ | Full | - | 240 | 400 | ns |
| Receiver Enable from Shutdown to Output Low | ${ }^{\text {t }}$ LL(SHDN) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{\mathrm{CC}} \text { (Figure 5), } \\ & (\text { Notes 7, } 9) \end{aligned}$ | Full | - | 240 | 400 | ns |

## NOTES:

2. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
3. Supply current specification is valid for loaded drivers when $D E=0 \mathrm{~V}$.
4. Applies to peak current. See "Typical Performance Curves" for more information.
5. When testing this parameter, keep $\overline{\mathrm{RE}}=0$ to prevent the device from entering SHDN.
6. When testing this parameter, the $\overline{\mathrm{RE}}$ signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
7. The ISL43485 is put into shutdown by bringing $\overline{R E}$ high and DE low. If the inputs are in this state for less than $80 n s$, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 300ns, the parts are guaranteed to have entered shutdown. See "Low-Power Shutdown Mode" section.
8. Keep $\overline{\mathrm{RE}}=\mathrm{VCC}$, and set the DE signal low time $>300$ ns to ensure that the device enters SHDN.
9. Set the $\overline{\mathrm{RE}}$ signal high time $>300$ ns to ensure that the device enters SHDN.

## Test Circuits and Waveforms



FIGURE 1A. $\mathrm{V}_{\text {OD }}$ AND $\mathrm{V}_{\text {OC }}$


FIGURE 1B. $\mathrm{V}_{\text {OD }}$ WITH COMMON MODE LOAD

FIGURE 1. DC DRIVER TEST CIRCUITS

## Test Circuits and Waveforms (Continued)



FIGURE 2C. SINGLE ENDED TEST CIRCUIT
FIGURE 2B. MEASUREMENT POINTS
FIGURE 2. DRIVER DATA RATE, PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES


| PARAMETER | OUTPUT | $\overline{\mathbf{R E}}$ | DI | SW |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{Y} / \mathrm{Z}$ | X | $1 / 0$ | GND |
| $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{Y} / \mathrm{Z}$ | X | $0 / 1$ | $\mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{ZH}}$ | $\mathrm{Y} / \mathrm{Z}$ | 0 (Note 5) | $1 / 0$ | GND |
| $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{Y} / \mathrm{Z}$ | 0 (Note 5) | $0 / 1$ | $\mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{ZH}}$ | $\mathrm{Y}(\mathrm{SHDN})$ | $\mathrm{Y} / \mathrm{Z}$ | 1 (Note 8) | $1 / 0$ |
| $\mathrm{t}_{\mathrm{ZL}}(\mathrm{SHDN})$ | $\mathrm{Y} / \mathrm{Z}$ | 1 (Note 8) | $0 / 1$ | $\mathrm{~V}_{\mathrm{CC}}$ |

FIGURE 3A. TEST CIRCUIT


FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES

## Test Circuits and Waveforms (Continued)



FIGURE 4A. TEST CIRCUIT


FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. RECEIVER DATA RATE AND PROPAGATION DELAY
$\overline{\mathrm{RE}}$


| PARAMETER | DE | A | SW |
| :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HZ}}$ | 0 | +1.5 V | GND |
| $\mathrm{t}_{\mathrm{LZ}}$ | 0 | -1.5 V | $\mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{ZH}}$ (Note 6) | 0 | +1.5 V | GND |
| $\mathrm{t}_{\mathrm{ZL}}$ (Note 6) | 0 | -1.5 V | $\mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{ZH}(\text { SHDN })}$ (Note 9) | 0 | +1.5 V | GND |
| $\mathrm{t}_{\mathrm{ZL}(\text { (SHDN) }}($ Note 9) | 0 | -1.5 V | $\mathrm{~V}_{\mathrm{CC}}$ |

FIGURE 5A. TEST CIRCUIT


FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. RECEIVER ENABLE AND DISABLE TIMES

## Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 spec requires that drivers must handle bus contention without sustaining any damage.
Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12 V to -7 V . RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

## Receiver Features

This device utilizes a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is $\pm 200 \mathrm{mV}$, as required by the RS422 and RS-485 specifications.

Receiver input impedance surpasses the RS-422 spec of $4 \mathrm{k} \Omega$, and meets the RS-485 "Unit Load" requirement of $12 \mathrm{k} \Omega$ minimum.

Receiver inputs function with common mode voltages as great as $+9 \mathrm{~V} /-7 \mathrm{~V}$ outside the power supplies (i.e., +12 V and -7 V ), making them ideal for long networks where induced voltages are a realistic concern.

All the receivers include a "fail-safe if open" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating).

The receiver easily meets the data rate supported by the driver, and the receiver output is tri-statable via the active low $\overline{\mathrm{RE}}$ input.

## Driver Features

The RS-485, RS-422 driver is a differential output device that delivers at least 1.5 V across a $54 \Omega$ load (RS-485), and at least 2 V across a $100 \Omega$ load (RS-422) even with $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$. The driver features low propagation delay skew to maximize bit width, and to minimize EMI, and it is tri-statable via the active high DE input.

Outputs of the ISL43485 driver are not slew rate limited, so faster output transition times allow data rates of at least 30Mbps.

## Data Rate, Cables, and Terminations

Twisted pair is the cable of choice for RS-485, RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in this IC.

RS-485, RS-422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 30Mbps are often limited to lengths of less than one hundred feet. Figure 6 details the ISL43485's 30Mbps performance driving 200 ' of "CAT5" cable terminated in $120 \Omega$ at both ends. Note that the differential signal delivered to the receiver at the end of the cable (A-B) still exceeds 1.5 V peak. Longer cable lengths are possible by reducing the data rate, as shown in Figure 7 for a data rate of 20 Mbps .

To minimize reflections, proper termination is imperative when using this 30 Mbps device. In point-to-point, or point-tomultipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically 120 ) at the end farthest from the driver. In multireceiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multidriver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

## Built-In Driver Overload Protection

As stated previously, the RS-485 spec requires that drivers survive worst case bus contentions undamaged. The ISL43485 meets this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 spec, even at the common mode voltage range extremes. Additionally, it utilizes a foldback circuit which reduces the short circuit current, and thus the power dissipation, whenever the contending voltage exceeds either supply.

In the event of a major short circuit condition, this device also includes a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically reenable after the die temperature drops about 15 degrees. If the contention persists, the thermal shutdown/reenable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

## Low Power Shutdown Mode

This BiCMOS transceiver uses a fraction of the power required by its bipolar counterparts, nevertheless, the ISL43485 includes a shutdown feature that reduces the already low quiescent ICC to a 15 nA trickle. They enter shutdown whenever the receiver and driver are simultaneously disabled ( $\overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{DE}=\mathrm{GND}$ ) for a period of at least 300 ns . Disabling both the driver and the receiver for less than 80ns guarantees that shutdown is not entered.

Note that receiver and driver enable times increase when these devices enable from shutdown. Refer to Notes 5-9, at the end of the Electrical Specification table, for more information.

Typical Performance Curves $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; Unless Otherwise Specified


FIGURE 6. DRIVER AND RECEIVER WAVEFORMS DRIVING 200 FEET OF CAT5 CABLE (DOUBLE TERMINATED WITH 120 $\Omega$ )


FIGURE 8. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE


FIGURE 10. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE


FIGURE 7. DRIVER AND RECEIVER WAVEFORMS DRIVING 300 FEET OF CAT5 CABLE (DOUBLE TERMINATED WITH 120 $\Omega$ )


FIGURE 9. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE


FIGURE 11. SUPPLY CURRENT vs TEMPERATURE

Typical Performance Curves $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; Unless Otherwise Specified (Continued)


FIGURE 12. DRIVER PROPAGATION DELAY vs TEMPERATURE


FIGURE 14. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH


FIGURE 13. DRIVER SKEW vs TEMPERATURE


FIGURE 15. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW

## Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):
GND
TRANSISTOR COUNT:
528

## PROCESS:

Si Gate BiCMOS

## Small Outline Plastic Packages (SOIC)



## NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  | - |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 8 |  | 8 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{0}$ | $0^{\circ}$ | $8^{0}$ | - |

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

